skip to content
Computer Architecture - Fall 2018
User Tools
Log In
Site Tools
Search
Tools
Show pagesource
Old revisions
Backlinks
Recent Changes
Media Manager
Sitemap
Log In
>
Recent Changes
Media Manager
Sitemap
Trace:
•
labs
Sidebar
Home
Materials
Lectures/Schedule
Lecture Buzzwords
Readings
HWs
Labs
Exams
Technical Docs
Related Courses
Tutorials
Resources
Computer Architecture FS17: Course Webpage
Computer Architecture FS17: Lecture Videos
Digitaltechnik SS18: Course Webpage
Digitaltechnik SS18: Lecture Videos
Moodle
HotCRP
Verilog Practice Website (HDLBits)
labs
Labs
Lab 1: Data Cache (Due: Fri. 05.10)
Handout
Materials
(Zip)
Submission
Lab 2: Control Flow and Branch Prediction File (Due: Sat. 27.10)
Handout
Materials
(Zip)
Submission
Lab 3: Simulating Caches and Branch Prediction (Due: Sun. 18.11)
Handout
Materials
(Zip)
Submission
Lab 4: Memory Hierarchy (Due: Mon. 03.12)
Handout
Materials
(Zip)
Submission
Lab 5: Multicore and Cache Coherence [BONUS] (Due: Mon. 15.1)
NOTE: This lab is non-compulsory and purely for extra credit.
Handout
Materials
(Zip)
Submission
labs.txt
· Last modified: 2019/02/26 16:27 (external edit)
Page Tools
Show pagesource
Old revisions
Backlinks
Back to top