readings
Differences
This shows you the differences between two versions of the page.
readings [2018/12/15 10:30] – alserm | readings [2019/12/12 09:02] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 479: | Line 479: | ||
* {{d7ce51c62671d5ffc1506786b0b7861ce00a.pdf| Jose A. Joao, M. Aater Suleman, Onur Mutlu, and Yale N. Patt, " | * {{d7ce51c62671d5ffc1506786b0b7861ce00a.pdf| Jose A. Joao, M. Aater Suleman, Onur Mutlu, and Yale N. Patt, " | ||
* {{22310236.pdf| Ed Grochowski, Ronny Ronen, John Shen, and Hong Wang, "Best of Both Latency and Throughput" | * {{22310236.pdf| Ed Grochowski, Ronny Ronen, John Shen, and Hong Wang, "Best of Both Latency and Throughput" | ||
- | * {{amdahl.pdf|G. M. Amdahl, " | + | * {{lecture1-amdahl.pdf|G. M. Amdahl, " |
* {{05389044.pdf|J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy, " | * {{05389044.pdf|J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy, " | ||
* {{719990eaab63a6bfa2988b5fd57a03b13229.pdf| Ron Kalla, Balaram Sinharoy, and Joel M. Tendler, "IBM Power5 Chip: A Dual-Core Multithreaded Processor" | * {{719990eaab63a6bfa2988b5fd57a03b13229.pdf| Ron Kalla, Balaram Sinharoy, and Joel M. Tendler, "IBM Power5 Chip: A Dual-Core Multithreaded Processor" | ||
Line 511: | Line 511: | ||
===== Lecture 22 (6.12 Thu.) ===== | ===== Lecture 22 (6.12 Thu.) ===== | ||
=== Required (lecture 22): === | === Required (lecture 22): === | ||
- | * {{amdahl.pdf|G. M. Amdahl, " | + | * {{lecture1-amdahl.pdf|G. M. Amdahl, " |
* {{lamport.pdf|L. Lamport, "How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs," | * {{lamport.pdf|L. Lamport, "How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs," | ||
* {{a_low-overhead_coherence_solution_for_multiprocessors_with_private_cache_memories.pdf|M. S. Papamarcos and J. H. Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," | * {{a_low-overhead_coherence_solution_for_multiprocessors_with_private_cache_memories.pdf|M. S. Papamarcos and J. H. Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," | ||
Line 563: | Line 563: | ||
===== Lecture 24 (13.12 Thu.) ===== | ===== Lecture 24 (13.12 Thu.) ===== | ||
- | === Required (lecture 24): === | ||
- | * {{bless_isca09.pdf|T. Moscibroda and O. Mutlu, "A Case for Bufferless Routing in On-Chip Networks", | ||
- | * | ||
=== Described in detail during lecture 24: === | === Described in detail during lecture 24: === | ||
* {{05749724.pdf|C. Fallin, C. Craik, and O. Mutlu, " | * {{05749724.pdf|C. Fallin, C. Craik, and O. Mutlu, " | ||
- | * {{bufferless_springer14.pdf|C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, | + | * {{bufferless_springer14.pdf|C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, |
* {{06209256.pdf|C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, | * {{06209256.pdf|C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, | ||
=== Suggested (lecture 24): === | === Suggested (lecture 24): === | ||
- | * {{https:// | ||
- | SBAC-PAD, 2012}} | ||
* {{app-aware-noc_micro09.pdf|R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, " | * {{app-aware-noc_micro09.pdf|R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, " | ||
* {{https:// | * {{https:// | ||
SBAC-PAD, 2012}} | SBAC-PAD, 2012}} | ||
- | * {{p407-nychis.pdf|G. P. Nychis, C. Fallin, T. Moscibroda, O. Mutlu, and S. Seshan, " | ||
* {{bless_isca09.pdf|T. Moscibroda and O. Mutlu, "A Case for Bufferless Routing in On-Chip Networks", | * {{bless_isca09.pdf|T. Moscibroda and O. Mutlu, "A Case for Bufferless Routing in On-Chip Networks", | ||
* {{06970669.pdf|R. Ausavarungnirun, | * {{06970669.pdf|R. Ausavarungnirun, | ||
Line 584: | Line 578: | ||
* {{https:// | * {{https:// | ||
* {{p401-grot.pdf|B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, " | * {{p401-grot.pdf|B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, " | ||
+ | * {{https:// | ||
+ | * {{http:// |
readings.txt · Last modified: 2019/12/12 09:02 by 127.0.0.1