# Computer Architecture

Lecture 19a:

Multi-Core Cache Management II

Prof. Onur Mutlu

ETH Zürich

Fall 2018

28 November 2018

# Efficient Cache Utilization: Examples

- Qureshi et al., "A Case for MLP-Aware Cache Replacement," ISCA 2005.
- Qureshi et al., "Adaptive Insertion Policies for High Performance Caching," ISCA 2007.
- Seshadri et al., "The Evicted-Address Filter: A Unified Mechanism to Address both Cache Pollution and Thrashing," PACT 2012.
- Pekhimenko et al., "Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches," PACT 2012.

# Controlled Shared Caching

# Hardware-Based Cache Partitioning

# Software-Based Shared Cache Partitioning


# Private/Shared Caching

# Private/Shared Caching

- Goal: Achieve the benefits of private caches (low latency, performance isolation) while sharing cache capacity across cores
- Example: Adaptive spill/receive caching
- Idea: Start with a private cache design (for performance isolation), but dynamically steal space from other cores that do not need all their private caches
  - Some caches can spill their data to other cores' caches dynamically
- Qureshi, "Adaptive Spill-Receive for Robust High-Performance Caching in CMPs," HPCA 2009.

# Revisiting Private Caches on Multi-Core

Private caches avoid the need for shared interconnect ++ fast latency, tiled design, performance isolation




Problem: When one core needs more cache and other core has spare cache, private-cache based systems cannot share capacity

# Cache Line Spilling – Cooperative Caching

Spill evicted line from one cache to neighbor cache

- Co-operative caching (CC) [Chang+ ISCA' 06]



#### Problem with CC:


- 1. Performance depends on the parameter (spill probability)
- 2. All caches spill as well as receive → Limited improvement

Goal: Robust High-Performance Capacity Sharing with Negligible Overhead

## Spill-Receive Architecture

#### Each Cache is either a Spiller or Receiver but not both

- Lines from spiller cache are spilled to one of the receivers
- Evicted lines from receiver cache are discarded



What is the best N-bit binary string that maximizes the performance of Spill Receive Architecture → Dynamic Spill Receive (DSR)

# Dynamic Spill-Receive via "Set Dueling"

#### Divide the cache in three:


- Spiller sets
- Receiver sets
- Follower sets (winner of spiller, receiver)

#### n-bit PSEL counter

misses to spiller-sets: PSEL-misses to receiver-set: PSEL++


MSB of PSEL decides policy for Follower sets:

- MSB = 0, Use spill
- MSB = 1, Use receive



## Dynamic Spill-Receive Architecture

Each cache learns whether it should act as a spiller or receiver



## Experimental Setup

#### Baseline Study:


- 4-core CMP with in-order cores
- Private Cache Hierarchy: 16KB L1, 1MB L2
- 10 cycle latency for local hits, 40 cycles for remote hits

#### Benchmarks:

- 6 benchmarks that have extra cache: "Givers" (G)
- 6 benchmarks that benefit from more cache: "Takers" (T)
- All 4-thread combinations of 12 benchmarks: 495 total

Five types of workloads: G4T0 G3T1 G2T2 G1T3 G0T4

# Results for Weighted Speedup



On average, DSR improves weighted speedup by 13%

#### Distributed Caches





FIGURE 1. Typical tiled architecture. Tiles are interconnected into a 2-D folded torus. Each tile contains a core, L1 instruction and data caches, a shared-L2 cache slice, and a router/switch.

# Caching for Parallel Applications



- Data placement determines performance
- Goal: place data on chip close to where they are used

## Handling Shared Data in Private Caches

- Shared data and locks ping-pong between processors if caches are private
  - -- Increases latency to fetch shared data/locks
  - -- Reduces cache efficiency (many invalid blocks)
  - -- Scalability problem: maintaining coherence across a large number of private caches is costly
- How to do better?
  - Idea: Store shared data and locks only in one special core's cache. Divert all critical section execution to that core/cache.
    - Essentially, a specialized core for processing critical sections
    - Suleman et al., "Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures," ASPLOS 2009.

#### Non-Uniform Cache Access

- Problem: Large caches take a long time to access
- Wire delay
  - Closeby blocks can be accessed faster, but furthest blocks determine the worst-case access time
- Idea: Variable latency access time in a single cache
- Partition cache into pieces
  - Each piece has different latency
  - Which piece does an address map to?
    - Static: based on bits in address
    - Dynamic: any address can map to any piece
      - How to locate an address?
      - Replacement and placement policies?
- Kim et al., "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," ASPLOS 2002.

#### Multi-Core Cache Efficiency: Bandwidth Filters

- Caches act as a filter that reduce memory bandwidth requirement
  - Cache hit: No need to access memory
  - This is in addition to the latency reduction benefit of caching
  - GPUs use caches to reduce memory BW requirements
- Efficient utilization of cache space becomes more important with multi-core
  - Memory bandwidth is more valuable
    - Pin count not increasing as fast as # of transistors
      - □ 10%/year vs. 2x every 2 years
  - More cores put more pressure on the memory bandwidth
- How to make the bandwidth filtering effect of caches better?

# Efficient Cache Utilization

# Efficient Cache Utilization: Examples

- Qureshi et al., "A Case for MLP-Aware Cache Replacement," ISCA 2005.
- Qureshi et al., "Adaptive Insertion Policies for High Performance Caching," ISCA 2007.
- Seshadri et al., "The Evicted-Address Filter: A Unified Mechanism to Address both Cache Pollution and Thrashing," PACT 2012.
- Pekhimenko et al., "Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches," PACT 2012.

# Cache Compression

# Motivation for Cache Compression Significant redundancy in data:

 0x0000000
 0x0000000B
 0x00000003
 0x00000004
 ...

How can we exploit this redundancy?

- Cache compression helps
- Provides effect of a larger cache without making it physically larger

# **Background on Cache Compression**



- Key requirements:
  - Fast (low decompression latency)
  - Simple (avoid complex hardware changes)
  - Effective (good compression ratio)

Compression Mechanisms	Decompression Latency	Complexity	Compression Ratio
Zero		<b>√</b>	×

Compression Mechanisms	Decompression Latency	Complexity	Compression Ratio
Zero	<b>√</b>	<b>√</b>	×
Frequent Value	*	*	

Compression Mechanisms	Decompression Latency	Complexity	Compression Ratio
Zero	<b>√</b>		*
Frequent Value	*	×	
Frequent Pattern	*	<b>x</b> / <b>√</b>	

Compression Mechanisms	Decompression Latency	Complexity	Compression Ratio
Zero	<b>√</b>		*
Frequent Value	*	×	
Frequent Pattern	*	<b>x</b> / <b>√</b>	
ΒΔΙ	<b>√</b>		

# Base-Delta-Immediate Cache Compression

Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, Philip B. Gibbons,

Michael A. Kozuch, and Todd C. Mowry,

Base-Delta-Immediate Compression: Practical Data Compression

"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches"

Proceedings of the <u>21st ACM International Conference on Parallel</u>

<u>Architectures and Compilation Techniques</u> (**PACT**), Minneapolis, MN,

September 2012. <u>Slides (pptx)</u>

# **Executive Summary**

- Off-chip memory latency is high
  - Large caches can help, but at significant cost
- Compressing data in cache enables larger cache at low cost
- Problem: Decompression is on the execution critical path
- Goal: Design a new compression scheme that has
  - 1. low decompression latency, 2. low cost, 3. high compression ratio
- Observation: Many cache lines have low dynamic range data
- Key Idea: Encode cachelines as a base + multiple differences
- <u>Solution</u>: Base-Delta-Immediate compression with low decompression latency and high compression ratio
  - Outperforms three state-of-the-art compression mechanisms

# **Key Data Patterns in Real Applications**

Zero Values: initialization, sparse matrices, NULL pointers

 0x0000000
 0x0000000
 0x0000000
 0x0000000
 ...

Repeated Values: common initial values, adjacent pixels

0x000000<mark>FF</mark> 0x000000<mark>FF</mark> 0x000000<mark>FF</mark> 0x000000<mark>FF</mark> ...

Narrow Values: small values stored in a big data type


0x000000<mark>00</mark> 0x0000000<mark>0B</mark> 0x0000000<mark>03</mark> 0x0000000<mark>04</mark> ...

Other Patterns: pointers to the same memory region

0x*C*04039<mark>C0</mark> 0x*C*04039<mark>C8</mark> 0x*C*04039<mark>D0</mark> 0x*C*04039**D8** ...

### **How Common Are These Patterns?**

SPEC2006, databases, web workloads, 2MB L2 cache "Other Patterns" include Narrow Values




# **Key Data Patterns in Real Applications**

# Low Dynamic Range:

Differences between values are significantly smaller than the values themselves

# **Key Idea:** Base+Delta (B+Δ) Encoding



#### Can We Do Better?

Uncompressible cache line (with a single base):


 0x0000000
 0x009A40178
 0x0000000B
 0x09A4A838
 ...

#### Key idea:

Use more bases, e.g., two instead of one

- Pro:
  - More cache lines can be compressed
- Cons:
  - Unclear how to find these bases efficiently
  - Higher overhead (due to additional bases)

# B+Δ with Multiple Arbitrary Bases



2 bases – the best option based on evaluations

# **How to Find Two Bases Efficiently?**

1. First base - first element in the cache line



2. Second base - implicit base of 0




Advantages over 2 arbitrary bases:

- Better compression ratio
- Simpler compression logic

Base-Delta-Immediate (BAI) Compression

#### $B+\Delta$ (with two arbitrary bases) vs. $B\Delta I$



Average compression ratio is close, but  $B\Delta I$  is simpler

#### **B**\Delta I Cache Compression Implementation


- Decompressor Design
  - Low latency

- Compressor Design
  - Low cost and complexity

- B∆I Cache Organization
  - Modest complexity


## **B**\Decompressor Design

**Compressed Cache Line** 




**Uncompressed Cache Line** 

## **B**\Delta I Compressor Design




### **BΔI Compression Unit: 8-byte B<sub>0</sub> 1-byte Δ**


32-byte Uncompressed Cache Line



## **B**\Delta I Cache Organization



**BΔI: 4**-way cache with **8**-byte segmented data



#### **Qualitative Comparison with Prior Work**

#### Zero-based designs


- ZCA [Dusser+, ICS'09]: zero-content augmented cache
- ZVC [Islam+, PACT'09]: zero-value cancelling
- Limited applicability (only zero values)
- **FVC** [Yang+, MICRO'00]: frequent value compression
  - High decompression latency and complexity

#### Pattern-based compression designs

- FPC [Alameldeen+, ISCA'04]: frequent pattern compression
  - High decompression latency (5 cycles) and complexity
- C-pack [Chen+, T-VLSI Systems'10]: practical implementation of FPC-like algorithm
  - High decompression latency (8 cycles)


## **Cache Compression Ratios**

SPEC2006, databases, web workloads, 2MB L2



**BΔI** achieves the highest compression ratio

### Single-Core: IPC and MPKI



**BΔI** achieves the performance of a 2X-size cache Performance improves due to the decrease in MPKI

#### **Multi-Core Workloads**

Application classification based on

Compressibility: effective cache size increase


(Low Compr. (*LC*) < 1.40, High Compr. (*HC*) >= 1.40)

Sensitivity: performance gain with more cache

(Low Sens. (*LS*) < 1.10, High Sens. (*HS*) >= 1.10; 512kB -> 2MB)

- Three classes of applications:
  - LCLS, HCLS, HCHS, **no LCHS** applications
- For 2-core random mixes of each possible class pairs (20 each, 120 total workloads)

# Multi-Core: Weighted Speedup



### Other Results in Paper

- IPC comparison against upper bounds
  - BΔI almost achieves performance of the 2X-size cache
- Sensitivity study of having more than 2X tags
  - Up to 1.98 average compression ratio
- Effect on bandwidth consumption
  - 2.31X decrease on average
- Detailed quantitative comparison with prior work
- Cost analysis of the proposed changes
  - 2.3% L2 cache area increase

#### Conclusion

- A new Base-Delta-Immediate compression mechanism
- <u>Key insight</u>: many cache lines can be efficiently represented using base + delta encoding
- Key properties:
  - Low latency decompression
  - Simple hardware implementation
  - High compression ratio with high coverage
- Improves cache hit ratio and performance of both singlecore and multi-core workloads
  - Outperforms state-of-the-art cache compression techniques:
     FVC and FPC

# Readings on Memory Compression (I)

Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, Philip B. Gibbons,
 Michael A. Kozuch, and Todd C. Mowry,

"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches"

Proceedings of the <u>21st International Conference on Parallel</u>
<u>Architectures and Compilation Techniques</u> (**PACT**), Minneapolis, MN,
September 2012. <u>Slides (pptx)</u> <u>Source Code</u>

# Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches

Gennady Pekhimenko† gpekhime@cs.cmu.edu

Michael A. Kozuch\* michael.a.kozuch@intel.com Vivek Seshadri† vseshadr@cs.cmu.edu

Phillip B. Gibbons\* phillip.b.gibbons@intel.com

Onur Mutlu† onur@cmu.edu

Todd C. Mowry† tcm@cs.cmu.edu

<sup>†</sup>Carnegie Mellon University

\*Intel Labs Pittsburgh

# Readings on Memory Compression (II)

Gennady Pekhimenko, Vivek Seshadri, Yoongu Kim, Hongyi Xin, Onur Mutlu, Michael A. Kozuch, Phillip B. Gibbons, and Todd C. Mowry, "Linearly Compressed Pages: A Low-Complexity, Low-Latency Main Memory Compression Framework"
 Proceedings of the 46th International Symposium on Microarchitecture (MICRO), Davis, CA, December 2013. [Slides (pptx) (pdf)] [Lightning

# Linearly Compressed Pages: A Low-Complexity, Low-Latency Main Memory Compression Framework

Gennady Pekhimenko† gpekhime@cs.cmu.edu Vivek Seshadri† vseshadr@cs.cmu.edu Yoongu Kim† yoongukim@cmu.edu

Hongyi Xin† hxin@cs.cmu.edu

Onur Mutlu† onur@cmu.edu Phillip B. Gibbons\* phillip.b.gibbons@intel.com

Session Slides (pptx) (pdf) Poster (pptx) (pdf)

Michael A. Kozuch\* michael.a.kozuch@intel.com

Todd C. Mowry† tcm@cs.cmu.edu

†Carnegie Mellon University

\*Intel Labs Pittsburgh

# Readings on Memory Compression (III)

Gennady Pekhimenko, Tyler Huberty, Rui Cai, Onur Mutlu, Phillip P. Gibbons, Michael A. Kozuch, and Todd C. Mowry,
 "Exploiting Compressed Block Size as an Indicator of Future Reuse"

Proceedings of the <u>21st International Symposium on High-Performance</u> <u>Computer Architecture</u> (**HPCA**), Bay Area, CA, February 2015.
[Slides (pptx) (pdf)]

#### **Exploiting Compressed Block Size as an Indicator of Future Reuse**

Gennady Pekhimenko $^{\dagger}$  Tyler Huberty $^{\dagger}$  Rui Cai $^{\dagger}$  Onur Mutlu $^{\dagger}$  gpekhime@cs.cmu.edu thuberty@alumni.cmu.edu rcai@alumni.cmu.edu onur@cmu.edu

Phillip B. Gibbons\*
phillip.b.gibbons@intel.com

Michael A. Kozuch\* michael.a.kozuch@intel.com

Todd C. Mowry<sup>†</sup> tcm@cs.cmu.edu

<sup>†</sup>Carnegie Mellon University

\*Intel Labs Pittsburgh

# Readings on Memory Compression (IV)

Gennady Pekhimenko, Evgeny Bolotin, Nandita Vijaykumar, Onur Mutlu, Todd C. Mowry, and Stephen W. Keckler,
 "A Case for Toggle-Aware Compression for GPU Systems"
 Proceedings of the <u>22nd International Symposium on High-Performance</u> <u>Computer Architecture</u> (HPCA), Barcelona, Spain, March 2016.
 [Slides (pptx) (pdf)]

#### A Case for Toggle-Aware Compression for GPU Systems

Gennady Pekhimenko<sup>†</sup>, Evgeny Bolotin<sup>\*</sup>, Nandita Vijaykumar<sup>†</sup>, Onur Mutlu<sup>†</sup>, Todd C. Mowry<sup>†</sup>, Stephen W. Keckler<sup>\*#</sup>

<sup>†</sup>Carnegie Mellon University \*NVIDIA \*University of Texas at Austin

# Readings on Memory Compression (VI)

Nandita Vijaykumar, Gennady Pekhimenko, Adwait Jog, Abhishek
 Bhowmick, Rachata Ausavarungnirun, Chita Das, Mahmut Kandemir, Todd
 C. Mowry, and Onur Mutlu,

"A Case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling Flexible Data Compression with Assist Warps"

Proceedings of the <u>42nd International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), Portland, OR, June 2015.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

#### A Case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling Flexible Data Compression with Assist Warps

Nandita Vijaykumar Gennady Pekhimenko Adwait Jog<sup>†</sup> Abhishek Bhowmick Rachata Ausavarungnirun Chita Das<sup>†</sup> Mahmut Kandemir<sup>†</sup> Todd C. Mowry Onur Mutlu

Carnegie Mellon University

† Pennsylvania State University

{ nandita,abhowmick,rachata,onur}@cmu.edu
{ gpekhime,tcm}@cs.cmu.edu { adwait,das,kandemir}@cse.psu.edu

## Efficient Cache Utilization: Examples

- Qureshi et al., "A Case for MLP-Aware Cache Replacement," ISCA 2005.
- Qureshi et al., "Adaptive Insertion Policies for High Performance Caching," ISCA 2007.
- Seshadri et al., "The Evicted-Address Filter: A Unified Mechanism to Address both Cache Pollution and Thrashing," PACT 2012.
- Pekhimenko et al., "Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches," PACT 2012.

### Revisiting Cache Placement (Insertion)

- Is inserting a fetched/prefetched block into the cache (hierarchy) always a good idea?
  - No allocate on write: does not allocate a block on write miss
  - How about reads?
- Allocating on a read miss
  - -- Evicts another potentially useful cache block
  - + Incoming block potentially more useful
- Ideally:
  - we would like to place those blocks whose caching would be most useful in the future
  - we certainly do not want to cache never-to-be-used blocks


#### Revisiting Cache Placement (Insertion)

#### Ideas:

- Hardware predicts blocks that are not going to be used
  - Tyson et al., "A Modified Approach to Data Cache Management," MICRO 1995.
  - Lai et al., "Dead Block Prediction," ISCA 2001.
- Software (programmer/compiler) marks instructions that touch data that is not going to be reused
  - How does software determine this?
- Streaming versus non-streaming accesses
  - If a program is streaming through data, reuse likely occurs only for a limited period of time
  - If such instructions are marked by the software, the hardware can store them temporarily in a smaller buffer (L0 cache) instead of the cache

#### Reuse at L2 Cache Level

DoA Blocks: Blocks unused between insertion and eviction




For the 1MB 16-way L2, 60% of lines are DoA

→ Ineffective use of cache space


#### Why Dead on Arrival Blocks?

- ☐ Streaming data → Never reused. L2 caches don't help.
- ☐ Working set of application greater than cache size




Solution: if working set > cache size, retain some working set


#### Cache Insertion Policies: MRU vs. LRU



Reference to 'i' with traditional LRU policy:



Reference to 'i' with LIP (LRU Insertion Policy):



Choose victim. Do NOT promote to MRU

Lines do not enter non-LRU positions unless reused

#### Other Insertion Policies: Bimodal Insertion

LIP does not age older lines
Infrequently insert lines in MRU position

Let  $\varepsilon = Bimodal$  throttle parameter

```
if (rand() < ε)
    Insert at MRU position;
else
    Insert at LRU position;</pre>
```

For small  $\epsilon$ , BIP retains thrashing protection of LIP while responding to changes in working set

### Analysis with Circular Reference Model

Reference stream has T blocks and repeats N times. Cache has K blocks (K<T and N>>T)

Cache hit rates of two consecutive reference streams:

Policy	(a <sub>1</sub> a <sub>2</sub> a <sub>3</sub> a <sub>T</sub> ) <sup>N</sup>	(b <sub>1</sub> b <sub>2</sub> b <sub>3</sub> b <sub>T</sub> ) <sup>N</sup>
LRU	0	0
OPT	(K-1)/T	(K-1)/T
LIP	(K-1)/T	0
BIP (small $\epsilon$ )	≈ (K-1)/T	≈ (K-1)/T


For small ε, BIP retains thrashing protection of LIP while adapting to changes in working set

### Analysis with Circular Reference Model

Table 3: Hit Rate for LRU, OPT, LIP, and BIP

	$(a_1 \cdots a_T)^N$	$(b_1 \cdots b_T)^N$
LRU	0	0
OPT	(K-1)/T	(K-1)/T
LIP	(K-1)/T	0
BIP	$(K-1-\epsilon\cdot [T-K])/T$	$\approx (K - 1 - \epsilon \cdot [T - K])/T$
	$\approx (K-1)/T$	$\approx (K-1)/T$

#### LIP and BIP Performance vs. LRU



Changes to insertion policy increases misses for LRU-friendly workloads

### Dynamic Insertion Policy (DIP)

 Qureshi et al., "Adaptive Insertion Policies for High-Performance Caching," ISCA 2007.


Two types of workloads: LRU-friendly or BIP-friendly

DIP can be implemented by:


- 1. Monitor both policies (LRU and BIP)
- 2. Choose the best-performing policy
- 3. Apply the best policy to the cache

Need a cost-effective implementation → Set Sampling

#### Dynamic Insertion Policy Miss Rate



#### DIP vs. Other Policies



 Qureshi et al., "Adaptive Insertion Policies for High-Performance Caching," ISCA 2007.

# Efficient Cache Utilization: Examples

- Qureshi et al., "A Case for MLP-Aware Cache Replacement," ISCA 2005.
- Qureshi et al., "Adaptive Insertion Policies for High Performance Caching," ISCA 2007.
- Seshadri et al., "The Evicted-Address Filter: A Unified Mechanism to Address both Cache Pollution and Thrashing," PACT 2012.
- Pekhimenko et al., "Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches," PACT 2012.

#### The Evicted-Address Filter

Vivek Seshadri, Onur Mutlu, Michael A. Kozuch, and Todd C. Mowry,

"The Evicted-Address Filter: A Unified Mechanism to Address Both


Cache Pollution and Thrashing"

Proceedings of the <u>21st ACM International Conference on Parallel</u>

<u>Architectures and Compilation Techniques</u> (**PACT**), Minneapolis, MN,

September 2012. <u>Slides (pptx)</u>

# Cache Utilization is Important




Effective cache utilization is important

#### Reuse Behavior of Cache Blocks

Different blocks have different reuse behavior

#### Access Sequence:





#### Cache Pollution

**Problem:** Low-reuse blocks evict high-reuse blocks



**Idea:** Predict reuse behavior of missed blocks. Insert low-reuse blocks at LRU position.



## Cache Thrashing

**Problem:** High-reuse blocks evict each other



**Idea:** Insert at MRU position with a very low probability (**Bimodal insertion policy**)

A fraction of working set stays in cache



## Handling Pollution and Thrashing

Need to address both pollution and thrashing concurrently


#### **Cache Pollution**

Need to distinguish high-reuse blocks from low-reuse blocks

#### **Cache Thrashing**

Need to control the number of blocks inserted with high priority into the cache

#### Reuse Prediction



Keep track of the reuse behavior of every cache block in the system

#### **Impractical**

- 1. High storage overhead
- 2. Look-up latency

## Approaches to Reuse Prediction

Use program counter or memory region information.


1. Group Blocks

PC 1 PC 2


AB

ST

2. Learn group behavior



3. Predict reuse




- 1. Same group → same reuse behavior
- 2. No control over number of high-reuse blocks


#### Per-block Reuse Prediction




Use recency of eviction to predict reuse



## Evicted-Address Filter (EAF)




## Naïve Implementation: Full Address Tags



- 1. Large storage overhead
- 2. Associative lookups High energy

### Low-Cost Implementation: Bloom Filter





Implement EAF using a **Bloom Filter**Low storage overhead + energy

## Bloom Filters (From Lecture 1)

#### Space/Time Trade-offs in

### Hash Coding with Allowable Errors


In such applications, it is envisaged that overall performance could be improved by using a smaller core resident hash area in conjunction with the new methods and, when necessary, by using some secondary and perhaps time-consuming test to "catch" the small fraction of errors associated with the new methods. An example is discussed which illustrates possible areas of application for the new methods.

Burton H. Bloom Computer Usage Company, Newton Upper Falls, Mass.

In this paper trade-offs among certain computational factors in hash coding are analyzed. The paradigm problem considered is that of testing a series of messages one-by-one for membership in a given set of messages. Two new hash-coding methods are examined and compared with a particular conventional hash-coding method. The computational factors considered are the size of the hash area (space), the time required to identify a message as a nonmember of the given set (reject time), and an allowable error frequency.

#### **Bloom Filter**

Compact representation of a set




Inserted Elements:





## EAF using a Bloom Filter



Bloom-filter EAF: 4x reduction in storage overhead, 1.47% compared to cache size

## EAF-Cache: Final Design

1 Cache eviction
Insert address into filter
Increment counter

Cache


**Bloom Filter** 

Counter

- 3 Counter reaches max Clear filter and counter
- 2 Cache miss


Test if address is present in filter Yes, insert at MRU. No, insert with BIP

## **EAF:** Advantages



- 1. Simple to implement
- 2. Easy to design and verify
- 3. Works with other techniques (replacement policy)

## EAF Performance – Summary



## Comparison with Prior Works

#### **Addressing Cache Pollution**

Run-time Bypassing (RTB) – Johnson+ ISCA'97

- Memory region based reuse prediction

Single-usage Block Prediction (SU) – Piquet+ ACSAC'07 Signature-based Hit Prediction (SHIP) – Wu+ MICRO'11

- Program counter based reuse prediction

Miss Classification Table (MCT) – Collins+ MICRO'99

- One most recently evicted block
- No control on number of blocks inserted with high priority ⇒ Thrashing


## Comparison with Prior Works

#### **Addressing Cache Thrashing**


```
TA-DIP — Qureshi+ ISCA'07, Jaleel+ PACT'08
TA-DRRIP — Jaleel+ ISCA'10
```

- Use set dueling to determine thrashing applications
- No mechanism to filter low-reuse blocks ⇒ Pollution


#### 4-Core: Performance



#### Effect of Cache Size



#### Effect of EAF Size



## Other Results in Paper

- EAF orthogonal to replacement policies
  - LRU, RRIP Jaleel+ ISCA'10
- Performance improvement of EAF increases with increasing memory latency
- EAF performs well on four different metrics
  - Performance and fairness
- Alternative EAF-based designs perform comparably
  - Segmented EAF
  - Decoupled-clear EAF

#### More on Evicted Address Filter Cache

Vivek Seshadri, Onur Mutlu, Michael A. Kozuch, and Todd C. Mowry,
 "The Evicted-Address Filter: A Unified Mechanism to Address
 Both Cache Pollution and Thrashing"

Proceedings of the <u>21st International Conference on Parallel</u>
<u>Architectures and Compilation Techniques</u> (**PACT**), Minneapolis, MN,
September 2012. <u>Slides (pptx)</u> <u>Source Code</u>

## The Evicted-Address Filter: A Unified Mechanism to Address Both Cache Pollution and Thrashing

Vivek Seshadri† vseshadr@cs.cmu.edu

Onur Mutlu† onur@cmu.edu

Michael A Kozuch\* michael.a.kozuch@intel.com

Todd C Mowry† tcm@cs.cmu.edu

<sup>†</sup>Carnegie Mellon University

\*Intel Labs Pittsburgh

## Predictable Performance Again: Strong Memory Service Guarantees

#### Remember MISE?

 Lavanya Subramanian, Vivek Seshadri, Yoongu Kim, Ben Jaiyen, and Onur Mutlu,
 "MISE: Providing Performance Predictability and

"MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems"

Proceedings of the <u>19th International Symposium on High-</u> <u>Performance Computer Architecture</u> (**HPCA**), Shenzhen, China, February 2013. <u>Slides (pptx)</u>

## MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems

Lavanya Subramanian Vivek Seshadri Yoongu Kim Ben Jaiyen Onur Mutlu Carnegie Mellon University

## Extending Slowdown Estimation to Caches

- How do we extend the MISE model to include shared cache interference?
- Answer: Application Slowdown Model
- Lavanya Subramanian, Vivek Seshadri, Arnab Ghosh, Samira Khan, and Onur Mutlu,
  - "The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory"

Proceedings of the <u>48th International Symposium on Microarchitecture</u> (**MICRO**), Waikiki, Hawaii, USA, December 2015.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster
(pptx) (pdf)]
[Source Code]

SAFARI

## **Application Slowdown Model**

# Quantifying and Controlling Impact of Interference at Shared Caches and Main Memory

Lavanya Subramanian, Vivek Seshadri, Arnab Ghosh, Samira Khan, Onur Mutlu




Carnegie Mellon





### **Shared Cache and Memory Contention**




Slowdown = Request Service Rate Alone

Request Service Rate shared


MISE [HPCA'13]

## Cache Capacity Contention




Applications evict each others' blocks from the shared cache

## **Estimating Cache and Memory Slowdowns**




#### Service Rates vs. Access Rates




Request service and access rates are tightly coupled

## The Application Slowdown Model




$$Slowdown = \frac{Cache\ Access\ Rate\ {}_{Alone}}{Cache\ Access\ Rate\ {}_{Shared}}$$

## Real System Studies: Cache Access Rate vs. Slowdown




## Challenge

How to estimate alone cache access rate?



## **Auxiliary Tag Store**



Auxiliary tag store tracks such contention misses

## **Accounting for Contention Misses**

Revisiting alone memory request service rate

```
Alone Request Service Rate of an Application =

# Requests During High Priority Epochs

# High Priority Cycles
```

Cycles serving contention misses should not count as high priority cycles

#### Alone Cache Access Rate Estimation

Cache Access Rate Alone of an Application =

# Requests During High Priority Epochs

# High Priority Cycles #Cache Contention Cycles

Cache Contention Cycles: Cycles spent serving contention misses


Cache Contention Cycles = # Contention Misses x

Average Memory Service Time

From auxiliary tag store when given high priority

Measured when given high priority

### Application Slowdown Model (ASM)



$$Slowdown = \frac{Cache\ Access\ Rate\ {}_{Alone}}{Cache\ Access\ Rate\ {}_{Shared}}$$

# Previous Work on Slowdown Estimation


- Previous work on slowdown estimation
  - STFM (Stall Time Fair Memory) Scheduling [Mutlu et al., MICRO '07]
    - FST (Fairness via Source Throttling) [Ebrahimi et al., ASPLOS '10]
    - Per-thread Cycle Accounting [Du Bois et al., HiPEAC '13]

• Basic Idea:

$$Slowdown = \frac{\text{Execution Time Alone}}{\text{Execution Time Shared}}$$

Count interference experienced by each request  $\rightarrow$  Difficult ASM's estimates are much more coarse grained  $\rightarrow$  Easier

### Model Accuracy Results




Average error of ASM's slowdown estimates: 10%

#### Leveraging ASM's Slowdown Estimates


- Slowdown-aware resource allocation for high performance and fairness
- Slowdown-aware resource allocation to bound application slowdowns
- VM migration and admission control schemes [VEE '15]
- Fair billing schemes in a commodity cloud

### Cache Capacity Partitioning



Goal: Partition the shared cache among applications to mitigate contention

### Cache Capacity Partitioning



Previous partitioning schemes optimize for miss count Problem: Not aware of performance and slowdowns


# ASM-Cache: Slowdown-aware Cache Way Partitioning

Key Requirement: Slowdown estimates for all possible way partitions

 Extend ASM to estimate slowdown for all possible cache way allocations

 Key Idea: Allocate each way to the application whose slowdown reduces the most

### Memory Bandwidth Partitioning



Goal: Partition the main memory bandwidth among applications to mitigate contention


# ASM-Mem: Slowdown-aware Memory Bandwidth Partitioning

 Key Idea: Allocate high priority proportional to an application's slowdown

High Priority Fraction<sub>i</sub> = 
$$\frac{Slowdown_{i}}{\sum_{i} Slowdown_{j}}$$


 Application i's requests given highest priority at the memory controller for its fraction

# Coordinated Resource Allocation Schemes



- 1. Employ ASM-Cache to partition cache capacity
- 2. Drive ASM-Mem with slowdowns from ASM-Cache

#### Fairness and Performance Results



Significant fairness benefits across different channel counts

### Summary

- Problem: Uncontrolled memory interference cause high and unpredictable application slowdowns
- Goal: Quantify and control slowdowns
- Key Contribution:
  - ASM: An accurate slowdown estimation model
  - Average error of ASM: 10%
- Key Ideas:
  - Shared cache access rate is a proxy for performance
  - Cache Access Rate <sub>Alone</sub> can be estimated by minimizing memory interference and quantifying cache interference
- Applications of Our Model
  - Slowdown-aware cache and memory management to achieve high performance, fairness and performance guarantees
- Source Code Released in January 2016

### More on Application Slowdown Model

 Lavanya Subramanian, Vivek Seshadri, Arnab Ghosh, Samira Khan, and Onur Mutlu,

"The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory"

Proceedings of the <u>48th International Symposium on Microarchitecture</u> (**MICRO**), Waikiki, Hawaii, USA, December 2015.

[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)]

Source Code

## The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory

Lavanya Subramanian\* Vivek Seshadri\* Arnab Ghosh\*†
Samira Khan\* Onur Mutlu\*

\*Carnegie Mellon University §Intel Labs †IIT Kanpur ‡University of Virginia

## Computer Architecture

Lecture 19a:

Multi-Core Cache Management II

Prof. Onur Mutlu

ETH Zürich

Fall 2018

28 November 2018