tutorials
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
tutorials [2020/01/27 10:18] – [Verilog Tutorials] ewent | tutorials [2020/01/27 10:33] – [Verilog Tutorials] ewent | ||
---|---|---|---|
Line 5: | Line 5: | ||
**Combinational Logic, Hardware Description Lang. & Verilog** | **Combinational Logic, Hardware Description Lang. & Verilog** | ||
- | * 2018 Digital Circuits, Lecture 6 \\ Tutorial starts (in lecture, slide 62): {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pdf|(PDF)}} | + | * 2018 Digital Circuits, Lecture 6 \\ Starts |
- | * 2019 Digital Circuits, Lecture 7.2 \\ Tutorial starts (in lecture, slide 10): {{onur-digitaldesign-2019-lecture7.2-hdl-afterlecture.pdf|(PDF)}} {{onur-digitaldesign-2019-lecture7.2-hdl-afterlecture.pptx| (PPT)}} \\ Tutorial starts (in video 6:41): https:// | + | * 2019 Digital Circuits, Lecture 7.2 \\ Starts |
**Sequential Logic Design Using Verilog** | **Sequential Logic Design Using Verilog** | ||
- | * 2018 Digital Circuits, Lecture 7 \\ Tutorial starts (in lecture, slide 99): {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pdf|(PDF)}} | + | * 2018 Digital Circuits, Lecture 7 \\ Starts |
- | |||
- | * 2019 Digital Circuits, Lecture… | ||
==== Vivado Tutorials ==== | ==== Vivado Tutorials ==== | ||
Basic tutorial for implementing an adder on your FPGA [Taken from Digitaltechnik Spring 2018] \\ {{Digitaltechnik_lab2.pdf|Lab2 Manual}} | Basic tutorial for implementing an adder on your FPGA [Taken from Digitaltechnik Spring 2018] \\ {{Digitaltechnik_lab2.pdf|Lab2 Manual}} |
tutorials.txt · Last modified: 2020/01/27 10:37 by 127.0.0.1