This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Next revision Both sides next revision | ||
tutorials [2020/01/27 11:33] ewent [Verilog Tutorials] |
tutorials [2020/01/27 11:33] ewent [Verilog Tutorials] |
||
---|---|---|---|
Line 12: | Line 12: | ||
**Sequential Logic Design Using Verilog** | **Sequential Logic Design Using Verilog** | ||
- | * 2018 Digital Circuits, Lecture 7 \\ Tutorial starts (in lecture, slide 99): {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pdf|(PDF)}} {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pptx| (PPT)}} \\ Tutorial starts (in video 1:01:15): https://youtu.be/LRaCh6AvTlM?t=3678 | + | * 2018 Digital Circuits, Lecture 7 \\ Starts in lecture, slide 99: {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pdf|(PDF)}} {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pptx| (PPT)}} \\ Starts in video 1:01:15: https://youtu.be/LRaCh6AvTlM?t=3678 |