User Tools

Site Tools


tutorials

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
tutorials [2019/09/10 15:45]
127.0.0.1 external edit
tutorials [2020/01/27 11:37] (current)
ewent [Verilog Tutorials]
Line 3: Line 3:
 ==== Verilog Tutorials ==== ==== Verilog Tutorials ====
  
-Combinational Logic, Hardware Description Lang. & Verilog ​(Verilog tutorial begins on Slide 62) [Taken from Digitaltechnik Spring 2018] \\ {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pdf|(PDF)}} ​ {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pptx| (PPT)}} {{youtube>​link:​_qqTWslNkJQ|Video}}+**Combinational Logic, Hardware Description Lang. & Verilog** 
  
-Sequential Logic Design (Verilog tutorial begins on Slide 99) [Taken from Digitaltechnik Spring ​2018\\ {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pdf|(PDF)}} ​ {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pptx| (PPT)}} ​{{youtube>​link:LRaCh6AvTlM|Video}}+  * 2018 Digital Circuits, Lecture 6 \\ Starts in lecture, slide 60: {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pdf|(PDF)}} ​ {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pptx| (PPT)}} ​\\ Starts in video 1:13:46: https://​youtu.be/​_qqTWslNkJQ?​t=4425
  
 +  * 2019 Digital Circuits, Lecture 7.2 \\ Starts in lecture, slide 9: {{onur-digitaldesign-2019-lecture7.2-hdl-afterlecture.pdf|(PDF)}} {{onur-digitaldesign-2019-lecture7.2-hdl-afterlecture.pptx| (PPT)}} \\ Starts in video 6:41: https://​youtu.be/​x892rH6AraI?​t=401
 +
 + 
 +**Sequential Logic Design Using Verilog** ​
 +
 +  * 2018 Digital Circuits, Lecture 7 \\ Starts in lecture, slide 99: {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pdf|(PDF)}} ​ {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pptx| (PPT)}} \\ Starts in video 1:01:15: https://​youtu.be/​LRaCh6AvTlM?​t=3678
 + 
  
 ==== Vivado Tutorials ==== ==== Vivado Tutorials ====
  
 Basic tutorial for implementing an adder on your FPGA [Taken from Digitaltechnik Spring 2018] \\ {{Digitaltechnik_lab2.pdf|Lab2 Manual}} Basic tutorial for implementing an adder on your FPGA [Taken from Digitaltechnik Spring 2018] \\ {{Digitaltechnik_lab2.pdf|Lab2 Manual}}
tutorials.1568123114.txt.gz ยท Last modified: 2019/09/10 15:45 by 127.0.0.1