User Tools

Site Tools


homeworks

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
homeworks [2021/01/30 07:01] – [Homework 5: Parallelism, Multiprocessors, Bottleneck Acceleration, Prefetching, Cache Coherence, Memory Consistency (Due: 21.12)] jisparkhomeworks [2022/01/03 17:27] (current) – [Homework 5: Interconnects, Multiprocessors & Exam Practice (Due: 22.12)] sjoao
Line 4: Line 4:
 ====== Homework ====== ====== Homework ======
  
-===== Homework 0: Student Information (Due: 24.09) =====+===== Homework 0: Student Information (Due: 30.09) =====
  
   * {{hw0.pdf | HW0 handout}}   * {{hw0.pdf | HW0 handout}}
  
-===== Homework 1: DRAM Refresh (Due: 08.10) =====+===== Homework 1: DRAM Refresh (Due: 19.10) =====
  
-  * {{hw1-f20.pdf | HW1 handout}} +  * {{hw1.pdf | HW1 handout}} 
-  * {{hw1-f20-sol.pdf | HW1 solutions}}+  * {{hw1_solution.pdf | HW1 solutions}}
  
-===== Homework 2: RowHammer, Computation in Memory (Due: 22.10) =====+===== Homework 2: Processing-in-Memory and Genome Analysis (Due: 07.11) =====
  
-  * {{hw2-f20.pdf | HW2 handout}} +  * {{HW2-handout.pdf | HW2 handout}} 
-  * {{hw2-f20-sol.pdf | HW2 solutions}}+  * {{HW2-solution.pdf | HW2 solutions}}
  
-===== Homework 3: Genome Analysis, RowClone, and Low-Latency Memory (Due: 09.11) =====+===== Homework 3: Low-Latency Memory, Memory Controllers, Memory Interference and Quality of Service, Emerging Memory Technologies (Due: 27.11) ===== 
 +  * {{computer_architecture_fall2021_hw3.pdf | HW3 handout}} 
 +  * {{computer_architecture_fall2021_hw3-sol.pdf | HW3 solutions}}
  
-  * {{hw_3.pdf | HW3 handout}} +===== Homework 4: Emerging Technologies, Parallelism, Multiprocessors, Bottleneck Acceleration, Cache Coherence, Memory Consistency (Due: 13.12) ===== 
-  * {{hw_3_sol.pdf | HW3 solutions}}+  * {{hw4.pdf | HW4 handout}} 
 +  * {{hw4-sol.pdf | HW4 solutions}}
  
-===== Homework 4Memory Interference and QoSMemory Scheduling, Memory Controller, Emerging Memory Technologies (Due: 4.12) =====+===== Homework 5InterconnectsMultiprocessors & Exam Practice (Due: 22.12) ===== 
 +  * {{hw5.pdf | HW5 handout}} 
 +  * {{hw5-sol.pdf | HW5 solutions}}
  
-  * {{hw_4.pdf | HW4 handout}} 
-  * {{hw_4_sol.pdf | HW4 solutions}} 
- 
-===== Homework 5: Parallelism, Multiprocessors, Bottleneck Acceleration, Prefetching, Cache Coherence, Memory Consistency (Due: 21.12) ===== 
- 
-  * {{hw_5-v2.pdf | HW5 handout}} 
-  * {{hw_5_sol.pdf | HW5 solutions}} 
homeworks.1611990106.txt.gz · Last modified: 2021/09/15 12:27 (external edit)