skip to content
Computer Architecture - Fall 2021
User Tools
Log In
Site Tools
Search
Tools
Show pagesource
Old revisions
Backlinks
Recent Changes
Media Manager
Sitemap
Log In
>
Recent Changes
Media Manager
Sitemap
Trace:
•
labs
Sidebar
Home
Announcements
Materials
Lectures/Schedule
Lecture Buzzwords
Readings
HWs
Labs
Exams
Related Courses
Tutorials
Resources
Computer Architecture FS20: Course Webpage
Computer Architecture FS20: Lecture Videos
Digitaltechnik SS21: Course Webpage
Digitaltechnik SS21: Lecture Videos
Moodle
HotCRP
Verilog Practice Website (HDLBits)
labs
Labs
Lab 1: Simulating and Exploring Cache Behavior (Due: 8.10)
Handout
Code (Zip)
Submission
Q&A Forum
Lab 2: Memory Hierarchy (Due: 22.10)
Handout
Code (Zip)
Submission
Q&A Forum
Lab 3: Memory Request Scheduling (Due: 05.11)
Handout
Code (Zip)
Submission
Q&A Forum
Lab 4: Prefetching (Due: 29.11)
Handout
Submission
Q&A Forum
Lab 5: Multicore and Cache Coherence (BONUS) (Due: Mon. 10.1)
Handout
Code (Zip)
Submission
Q&A Forum
labs.txt
· Last modified: 2021/11/29 17:20 by
hhasan
Page Tools
Show pagesource
Old revisions
Backlinks
Back to top