User Tools

Site Tools


tutorials

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
tutorials [2020/09/15 07:12] – [Verilog Tutorials] jisparktutorials [2021/10/04 19:31] (current) – [Verilog Tutorials] sjoao
Line 5: Line 5:
 **Combinational Logic, Hardware Description Lang. & Verilog**  **Combinational Logic, Hardware Description Lang. & Verilog** 
  
-  * 2020 Digital Circuits, Lecture 7b \\ Starts in lectureslide 9: {{onur-digitaldesign-2020-lecture7b-hdl-beforelecture.pdf|(PDF)}} {{onur-digitaldesign-2020-lecture7b-hdl-beforelecture.pptx| (PPT)}} \\ Starts in video 6:09: https://youtu.be/c7aAtG0qBHw?t=369+  * 2021 Digital Circuits, Lecture \\ Starts in lecture slide 18: {{onur-digitaldesign_comparch-2021-lecture7-hdl-verilog-afterlecture.pdf | (PDF)}} {{onur-digitaldesign_comparch-2021-lecture7-hdl-verilog-afterlecture.pptx | (PPT)}} \\ Starts in video 25:04: https://youtu.be/tV9uDN-ngZs?t=1504
  
-  * 2018 Digital Circuits, Lecture 6 \\ Starts in lectureslide 60: {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pdf|(PDF)}}  {{onur-DigitalDesign-2018-lecture6-combinational-logic-HDL-verilog-afterlecture.pptx| (PPT)}} \\ Starts in video 1:13:46: https://youtu.be/_qqTWslNkJQ?t=4425+  * 2018 Digital Circuits, Lecture 6 \\ Starts in lecture slide 60: {{onur-digitaldesign-2018-lecture6-combinational-logic-hdl-verilog-afterlecture.pdf |(PDF)}}  {{onur-digitaldesign-2018-lecture6-combinational-logic-hdl-verilog-afterlecture.pptx | (PPT)}} \\ Starts in video 1:13:46: https://youtu.be/_qqTWslNkJQ?t=4425
  
    
 **Sequential Logic Design Using Verilog**  **Sequential Logic Design Using Verilog** 
  
-  * 2020 Digital Circuits, Lecture 7b \\ Starts in lectureslide 68: {{onur-digitaldesign-2020-lecture7b-hdl-beforelecture.pdf|(PDF)}} {{onur-digitaldesign-2020-lecture7b-hdl-beforelecture.pptx| (PPT)}} \\ Starts in video 40:30: https://youtu.be/c7aAtG0qBHw?t=2430+  * 2021 Digital Circuits, Lecture \\ Starts in lecture slide 80: {{onur-digitaldesign_comparch-2021-lecture7-hdl-verilog-afterlecture.pdf | (PDF)}} {{onur-digitaldesign_comparch-2021-lecture7-hdl-verilog-afterlecture.pptx | (PPT)}} \\ Starts in video 1:30:33: https://youtu.be/tV9uDN-ngZs?t=5433
  
-  * 2018 Digital Circuits, Lecture 7 \\ Starts in lectureslide 99: {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pdf|(PDF)}}  {{onur-DigitalDesign-2018-lecture7-sequential-logic-afterlecture.pptx| (PPT)}} \\ Starts in video 1:01:15: https://youtu.be/LRaCh6AvTlM?t=3678+  * 2018 Digital Circuits, Lecture 7 \\ Starts in lecture slide 99: {{onur-digitaldesign-2018-lecture7-sequential-logic-afterlecture.pdf | (PDF)}}  {{onur-digitaldesign-2018-lecture7-sequential-logic-afterlecture.pptx | (PPT)}} \\ Starts in video 1:01:15: https://youtu.be/LRaCh6AvTlM?t=3678
    
  
 ==== Vivado Tutorials ==== ==== Vivado Tutorials ====
  
-Basic tutorial for implementing an adder on your FPGA [Taken from Digitaltechnik Spring 2018] \\ {{digitaltechnik_lab2.pdf|Lab2 Manual}}+Basic tutorial for implementing an adder on your FPGA [Taken from Digitaltechnik Spring 2021] \\ {{digitaltechnik_lab2.pdf|Lab2 Manual}}
tutorials.1600153979.txt.gz · Last modified: 2021/09/15 12:27 (external edit)