Computer Architecture Lecture 9b: How to Evaluate Data Movement Bottlenecks

Dr. Juan Gómez Luna Prof. Onur Mutlu ETH Zürich Fall 2021 28 October 2021

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

Geraldo F. Oliveira

Juan Gómez-Luna Lois Orosa Saugata Ghose

Nandita Vijaykumar Ivan Fernandez Mohammad Sadrosadati

Onur Mutlu

SAFARI











Executive Summary

- **Problem**: Data movement is a major bottleneck is modern systems. However, it is **unclear** how to identify:
 - different sources of data movement bottlenecks
 - the most suitable mitigation technique (e.g., caching, prefetching, near-data processing)
 for a given data movement bottleneck

• Goals:

- 1. Design a methodology to **identify** sources of data movement bottlenecks
- 2. **Compare** compute- and memory-centric data movement mitigation techniques
- <u>Key Approach</u>: Perform a large-scale application characterization to identify **key metrics** that reveal the sources to data movement bottlenecks
- **Key Contributions**:
 - Experimental characterization of 77K functions across 345 applications
 - A methodology to characterize applications based on data movement bottlenecks and their relation with different data movement mitigation techniques
 - DAMOV: a benchmark suite with 144 functions for data movement studies
 - Four case-studies to highlight DAMOV's applicability to open research problems



Outline


- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

Outline

1. Data Movement Bottlenecks

- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies


Data Movement Bottlenecks (1/2)



Data movement bottlenecks happen because of:

- Not enough data **locality** → ineffective use of the cache hierarchy
- Not enough memory bandwidth
- High average **memory access time**


Data Movement Bottlenecks (2/2)



SAFARI


Near-Data Processing (1/2)

Compute-Centric Architecture



The goal of Near-Data Processing (NDP) is to mitigate data movement


Wentery-Centric Architecture



SAFARI

Near-Data Processing (2/2)


UPMEM (2019)



Near-DRAM-banks processing for general-purpose computing

0.9 TOPS compute throughput¹

Samsung FIMDRAM (2021)




Near-DRAM-banks processing for neural networks

1.2 TFLOPS compute throughput²

The goal of Near-Data Processing (NDP) is to mitigate data movement

When to Employ Near-Data Processing?




- [1] Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing," ISCA, 2015
- [2] Boroumand+, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS, 2018
- [3] Cali+, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis," MICRO, 2020
- [4] Kim+, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies," BMC Genomics, 2018
- [5] Boroumand+, "Polynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Design," arXiv:2103.00798 [cs.AR], 2021

[6] Fernandez+, "NATSA: A Near-Data Processing Accelerator for Time Series Analysis," ICCD, 2020




Identifying Memory Bottlenecks


- Multiple approaches to identify applications that:
 - suffer from data movement bottlenecks
 - take advantage of NDP
- Existing approaches are not comprehensive enough




 Roofline model → identifies when an application is bounded by compute or memory units



 Roofline model → identifies when an application is bounded by compute or memory units




 Roofline model → identifies when an application is bounded by compute or memory units






• **Roofline model** → identifies when an application is bounded by compute or memory units




Roofline model does not accurately account for the NDP suitability of memory-bound applications



- Application with a last-level cache MPKI > 10
 - → memory intensive and benefits from NDP



- Application with a last-level cache MPKI > 10
 - → memory intensive and benefits from NDP




- Application with a last-level cache MPKI > 10
 → memory intensive and benefits from NDP
- Applications with low

 MPKI can be Faster on CPU Faster on NDP Similar on CPU/NDP Depends

 faster on NDP;


LLC MPKI does not accurately account for the NDP suitability of memory-bound applications



16

Identifying Memory Bottlenecks

- Multiple approaches to identify applications that:
 - suffer from data movement bottlenecks
 - take advantage of NDP
- Existing approaches are not comprehensive enough



The Problem

- Multiple approaches to identify applications that:
 - suffer from data movement bottlenecks
 - take advantage of NDP

No available methodology can comprehensively:

- identify data movement bottlenecks
- correlate them with the most suitable data movement mitigation mechanism



Our Goal

- •Our Goal: develop a methodology to:
 - methodically identify sources of data movement bottlenecks
 - comprehensively compare compute- and memory-centric data movement mitigation techniques

Outline

1. Data Movement Bottlenecks

2. Methodology Overview

- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

Key Approach

- New workload characterization methodology to analyze:
 - data movement bottlenecks
 - suitability of different data movement mitigation mechanisms
- Two main profiling strategies:


Architecture-independent profiling:

characterizes the memory behavior independently of the underlying hardware


Architecture-dependent profiling:


evaluates the impact of the system configuration on the memory behavior

Methodology Overview




Methodology Overview





Step 1: Application Profiling

Goal: Identify application functions that suffer from data movement bottlenecks




Hardware Profiling Tool: Intel VTune



MemoryBound:

CPU is stalled due to load/store

Methodology Overview





Step 2: Locality-Based Clustering

• Goal: analyze application's memory characteristics




Memory Trace












Step 2: Locality-Based Clustering

Goal: analyze application's memory characteristics



Methodology Overview





Step 3: Memory Bottleneck Classification (1/2)

Arithmetic Intensity (AI)

- floating-point/arithmetic operations per L1 cache lines accessed
 - → shows computational intensity per memory request

LLC Misses-per-Kilo-Instructions (MPKI)


- LLC misses per one thousand instructions
 - → shows memory intensity

Last-to-First Miss Ratio (LFMR)

- LLC misses per L1 misses
- → shows if an application benefits from L2/L3 caches

Step 3: Memory Bottleneck Classification (2/2)

 Goal: identify the specific sources of data movement bottlenecks




- Scalability Analysis:
 - 1, 4, 16, 64, and 256 out-of-order/in-order host and NDP CPU cores
 - 3D-stacked memory as main memory

Outline

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies


Step 1: Application Profiling

- We analyze 345 applications from distinct domains:
- Graph Processing
- Deep Neural Networks
- Physics
- High-Performance Computing
- Genomics
- Machine Learning
- Databases
- Data Reorganization
- Image Processing
- Map-Reduce
- Benchmarking
- Linear Algebra



Memory Bound Functions

- We analyze 345 applications from distinct domains
- Selection criteria: clock cycles > 3% and Memory Bound > 30%



- We find 144 functions from a total of 77K functions and select:
 - 44 functions → apply steps 2 and 3
 - 100 functions → **validation**

Outline


- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

Step 2: Locality-Based Clustering

We use K-means to cluster the applications across both spatial and temporal ty, forming ps

Low locality applications
orange) locality, forming two groups

- applications (in blue)





Step 2: Locality-Based Clustering

We use K-means to cluster the applications across both




The closer a function is to the bottom-left corner

→ less likely it is to take advantage of a deep cache hierarchy


(III orange)


High locality applications (in blue)





Outline

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies









Class 1a: DRAM Bandwidth Bound (1/2)

- High MPKI → high memory pressure
- Host scales well until bandwidth saturates


Temp. Loc: low


LFMR: high

MPKI: high

AI: low

NDP scales without saturating alongside attained bandwidth





DRAM bandwidth bound applications:
NDP does better because of the higher internal DRAM bandwidth

Class 1a: DRAM Bandwidth Bound (2/2)

- High LFMR → L2 and L3 caches are inefficient
- Host's energy consumption is dominated by cache look-ups and off-chip data transfers


Temp. Loc: low

LFMR: high


MPKI: high

AI: low

 NDP provides large system energy reduction since it does not access L2, L3, and off-chip links



DRAM bandwidth bound applications:
NDP does better because it eliminates off-chip I/O traffic



Class 1b: DRAM Latency Bound

- High LFMR → L2 and L3 caches are inefficient
- Host scales well but NDP performance is always higher


Temp. Loc: low

LFMR: high

MPKI: low


AI: low

- NDP performs better than host because of its **lower memory** access latency



DRAM latency bound applications:

host performance is hurt by the cache hierarchy and off-chip link




Class 1c: L1/L2 Cache Capacity

- Decreasing LFMR → L2/L3 caches turn efficient
- NDP scales better than the host at low core counts

MPKI: low AI: low

- Host scales better than NDP at high core counts
- Host performs better than NDP at high core counts since it reduces memory access latency via data caching




L1/L2 cache capacity bottlenecked applications:

NDP is higher performance when the aggregated cache size is small

Temp. Loc: low

LFMR: decreasing



Class 2a: L3 Cache Contention

- Increasing LFMR \rightarrow L2/L3 caches turn inefficient
- Host scales better than the NDP at low core counts
- NDP scales better than host at high core counts


Temp. Loc: high

LFMR: increasing


MPKI: low

AI: low

 NDP performs better than host at high core counts since it reduces memory access latency



L3 cache contention bottlenecked applications: at high core counts, applications turn into DRAM latency-bound



Class 2b: L1 Cache Capacity

- Low LFMR, MPKI; high temporal locality
 → efficient L2/L3 caches, low memory intensity
- Low AI \rightarrow few operations per byte


Temp. Loc: high

LFMR: low


MPKI: low

AI: low

- Host and NDP performance are similar
 - → **L1 dominates** average memory access time



L1 cache capacity bottlenecked applications:
NDP can be used to reduce the host overall SRAM area



Class 2c: Compute-Bound

Low LFMR, MPKI; high temporal locality
 → efficient L2/L3 caches, low memory intensity


Temp. Loc: high

LFMR: low

MPKI: low


AI: high

- High AI \rightarrow many operations per byte
- Host performs better than NDP because computation dominates execution time



Compute-bound applications:


benefit highly from cache hierarchy; NDP is *not* a good fit



DAMOV: A New Methodology and **Benchmark Suite for Evaluating Data Movement Bottlenecks** GERALDO F. OLIVEIRA¹, JUAN GÓMEZ-LUNA¹, LOIS OROSA¹, SAUGATA GHOSE², NANDITA VIJAYKUMAR3, IVAN FERNANDEZ1,4, MOHAMMAD SADROSADATI1, and ONUR MUTLU¹ 1ETH Zürich, Switzerland ²University of Illinois Urbana-Champaign, USA 3University of Toronto, Canada 4University of Malaga, Spain Corresponding author: Geraldo F. Oliveira (e-mail: geraldod@inf.ethz.ch).

Methodology Validation

- Goal: evaluate the accuracy of our workload characterization methodically on a large set of functions
- Two-phase validation:



High accuracy:

our methodology accurately classifies 97% of functions into one of the six memory bottleneck classes

More in the Paper

- Effect of the last-level cache size
 - Large L3 cache size (e.g., 512 MB) can mitigate some cache contention issues

- Summary of our workload characterization methodology
 - Including workload characterization using in-order host/NDP cores

Limitations of our methodology

Benchmark diversity

More in the Paper

- Effect of the last-level cache size
 - Large L3 cache size (e.g., 512 MB) can mitigate some cache

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA¹, JUAN GÓMEZ-LUNA¹, LOIS OROSA¹, SAUGATA GHOSE², NANDITA VIJAYKUMAR³, IVAN FERNANDEZ^{1,4}, MOHAMMAD SADROSADATI¹, and ONUR MUTLU¹

1ETH Zürich, Switzerland

²University of Illinois Urbana-Champaign, USA

3University of Toronto, Canada

4University of Malaga, Spain

Corresponding author: Geraldo F. Oliveira (e-mail: geraldod@inf.ethz.ch).

Benchmark diversity





Outline

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

Case Studies

- Many open questions related to NDP system designs⁸:
 - Interconnects
 - Data mapping and allocation
 - NDP core design (accelerators, general-purpose cores)
 - Offloading granularity
 - Programmability
 - Coherence
 - System integration

- ...

 Goal: demonstrate how DAMOV is useful to study NDP system designs

[8] Mutlu+, "A Modern Primer on Processing in Memory," Emerging Computing: From Devices to Systems - Looking Beyond Moore and Von Neumann, 2021



Case Studies

Load Balance and Inter-Vault Communication on NDP

NDP Accelerators and Our Methodology

Different Core Models on NDP Architectures

Case Studies (1/4)

Load Balance and Inter-Vault Communication on NDP

portion of the memory requests an NDP core issues go to remote vaults

→ increases the memory access latency for the NDP core

NDP Accelerators and Our Methodology

Different Core Models on NDP Architectures

Case Studies (2/4)

Load Balance and Inter-Vault Communication on NDP

NDP Accelerators and Our Methodology

NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

→ key observations hold for other NDP architectures

Different Core Models on NDP Architectures

Case Studies (3/4)

Load Balance and Inter-Vault Communication on NDP

NDP Accelerators and Our Methodology

Different Core Models on NDP Architectures

using in-order cores limits performance of some applications

 \rightarrow static instruction scheduling cannot exploit memory parallelism

Case Studies (4/4)

Load Balance and Inter-Vault Communication on NDP

NDP Accelerators and Our Methodology

Different Core Models on NDP Architectures

Fine-Grained NDP Offloading

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

Case Studies

Load Balance and Inter-Vault Communication on NDP

portion of the memory requests an NDP core issues go to remote vaults

→ increases the memory access latency for the NDP core

NDP Accelerators and Our Methodology

NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

→ key observations hold for other NDP architectures

Different Core Models on NDP Architectures

using in-order cores limits performance of some applications

→ static instruction scheduling cannot exploit memory parallelism

Fine-Grained NDP Offloading

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

Case Studies

Load Balance and Inter-Vault Communication on NDP

NDP Accelerators and Our Methodology


NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

→ key observations hold for other NDP architectures

Different Core Models on NDP Architectures

NDP Accelerators and Our Methodology

Goal: evaluate compute-centric versus NDP accelerators



[9] Shao+, "Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures," in ISCA, 2014




NDP Accelerators and Our Methodology

• Goal: evaluate compute-centric versus NDP accelerators



The performance of NDP accelerators are in line with the characteristics of the memory bottleneck classes:

our memory bottleneck classification can be applied to study other types of system configurations



[9] Shao+, "Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized



Case Studies

Load Balance and Inter-Vault Communication on NDP

portion of the memory requests an NDP core issues go to remote vaults

→ increases the memory access latency for the NDP core

NDP Accelerators and Our Methodology

NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

→ key observations hold for other NDP architectures

Different Core Models on NDP Architectures

using in-order cores limits performance of some applications

→ static instruction scheduling cannot exploit memory parallelism

Fine-Grained NDP Offloading

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

Case Studies

Load Balance and Inter-Vault Communication on NDP

portion of the memory requests an NDP core issues go to remote vaults

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA¹, JUAN GÓMEZ-LUNA¹, LOIS OROSA¹, SAUGATA GHOSE², NANDITA VIJAYKUMAR³, IVAN FERNANDEZ^{1,4}, MOHAMMAD SADROSADATI¹, and ONUR MUTLU¹

Corresponding author: Geraldo F. Oliveira (e-mail: geraldod@inf.ethz.ch).

Fine-Grained NDP Offloading

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

SAFARI

¹ETH Zürich, Switzerland


²University of Illinois Urbana-Champaign, USA

³University of Toronto, Canada

⁴University of Malaga, Spain

DAMOV is Open-Source


We open-source our benchmark suite and our toolchain





DAMOV is Open-Source


We open-source our benchmark suite and our toolchain



Get DAMOV at:

https://github.com/CMU-SAFARI/DAMOV

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing. The DAMOV benchmark suite is the first open-source benchmark suite for main memory data movement-related studies, based on our systematic characterization methodology. This suite consists of 144 functions representing different sources of data movement bottlenecks and can be used as a baseline benchmark set for future data-movement mitigation research. The applications in the DAMOV benchmark suite belong to popular benchmark suites, including BWA, Chai, Darknet, GASE, Hardware Effects, Hashjoin, HPCC, HPCG, Ligra, PARSEC, Parboil.




Conclusion

- **Problem**: Data movement is a major bottleneck is modern systems. However, it is **unclear** how to identify:
 - different sources of data movement bottlenecks
 - the most suitable mitigation technique (e.g., caching, prefetching, near-data processing)
 for a given data movement bottleneck

• Goals:

- 1. Design a methodology to **identify** sources of data movement bottlenecks
- 2. **Compare** compute- and memory-centric data movement mitigation techniques
- <u>Key Approach</u>: Perform a large-scale application characterization to identify **key metrics** that reveal the sources to data movement bottlenecks
- **Key Contributions**:
 - Experimental characterization of 77K functions across 345 applications
 - A methodology to characterize applications based on data movement bottlenecks and their relation with different data movement mitigation techniques
 - DAMOV: a benchmark suite with 144 functions for data movement studies
 - Four case-studies to highlight DAMOV's applicability to open research problems

More on DAMOV Analysis Methodology & Workloads



DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

Geraldo F. Oliveira

Juan Gómez-Luna Lois Orosa Saugata Ghose

Nandita Vijaykumar Ivan Fernandez Mohammad Sadrosadati

Onur Mutlu

SAFARI











Computer Architecture Lecture 9b: How to Evaluate Data Movement Bottlenecks

Dr. Juan Gómez Luna Prof. Onur Mutlu ETH Zürich Fall 2021 28 October 2021