**Computer Architecture** Lecture 13: Memory Controllers II: Performance & Service Quality

> Prof. Onur Mutlu ETH Zürich Fall 2021 11 November 2021

# Memory Controllers


#### Recall: Why Are DRAM Controllers Difficult to Design?

- Need to obey DRAM timing constraints for correctness
  - □ There are many (50+) timing constraints in DRAM
  - tWTR: Minimum number of cycles to wait before issuing a read command after a write command is issued
  - tRC: Minimum number of cycles between the issuing of two consecutive activate commands to the same bank

• ...


- Need to keep track of many resources to prevent conflicts
  - Channels, banks, ranks, data bus, address bus, row buffers
- Need to handle DRAM refresh
- Need to manage power consumption
- Need to optimize performance & QoS (in the presence of constraints)
  - Reordering is not simple
  - Fairness and QoS needs complicates the scheduling problem

#### Recall: DRAM Controller Design Is Becoming More Difficult



- Heterogeneous agents: CPUs, GPUs, and HWAs
- Main memory interference between CPUs, GPUs, HWAs
- Many timing constraints for various memory types
- Many goals at the same time: performance, fairness, QoS, energy efficiency, ...

#### Recall: Memory Controller: Performance Function



How to schedule requests to maximize system performance?


### Recall: Reality and Dream

- Reality: It is difficult to design a policy that maximizes performance, QoS, energy-efficiency, ...
  - Too many things to think about
  - Continuously changing workload and system behavior

Dream: Wouldn't it be nice if the DRAM controller automatically found a good scheduling policy on its own?

### Recall: Self-Optimizing DRAM Controllers

- Dynamically adapt the memory scheduling policy via interaction with the system at runtime
  - Associate system states and actions (commands) with long term reward values: each action at a given state leads to a learned reward
  - Schedule command with highest estimated long-term reward value in each state
  - Continuously update reward values for <state, action> pairs based on feedback from system



### Recall: States, Actions, Rewards

- Reward function
  - +1 for scheduling Read and Write commands
  - 0 at all other times
  - Goal is to maximize long-term data bus utilization

- State attributes
  - Number of reads, writes, and load misses in transaction queue
  - Number of pending writes and ROB heads waiting for referenced row
  - Request's relative ROB order

- Actions
  - Activate
  - Write
  - Read load miss
  - Read store miss
  - Precharge pending
  - Precharge preemptive
  - NOP

#### Recall: Performance Results




Figure 7: Performance comparison of in-order, FR-FCFS, RL-based, and optimistic memory controllers

# Large, robust performance improvements over many human-designed policies




Figure 15: Performance comparison of FR-FCFS and RL-based memory controllers on systems with 6.4GB/s and 12.8GB/s peak DRAM bandwidth

### More on Self-Optimizing DRAM Controllers

 Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana,
 "Self Optimizing Memory Controllers: A Reinforcement Learning Approach"
 Proceedings of the <u>35th International Symposium on Computer Architecture</u> (ISCA), pages 39-50, Beijing, China, June 2008.

#### Self-Optimizing Memory Controllers: A Reinforcement Learning Approach

Engin İpek<sup>1,2</sup> Onur Mutlu<sup>2</sup> José F. Martínez<sup>1</sup> Rich Caruana<sup>1</sup>

<sup>1</sup>Cornell University, Ithaca, NY 14850 USA

<sup>2</sup> Microsoft Research, Redmond, WA 98052 USA

Recall: Challenge and Opportunity for Future

# Self-Optimizing (Data-Driven) Computing Architectures

### Recall: System Architecture Design Today

- Human-driven
  - Humans design the policies (how to do things)
- Many (too) simple, short-sighted policies all over the system
- No automatic data-driven policy learning
- (Almost) no learning: cannot take lessons from past actions

#### Can we design fundamentally intelligent architectures?

### Recall: An Intelligent Architecture

- Data-driven
  - Machine learns the "best" policies (how to do things)
- Sophisticated, workload-driven, changing, far-sighted policies
- Automatic data-driven policy learning
- All controllers are intelligent data-driven agents

#### We need to rethink design (of all controllers)

### Recall: Self-Optimizing Memory Prefetchers

Rahul Bera, Konstantinos Kanellopoulos, Anant Nori, Taha Shahroodi, Sreenivas Subramoney, and Onur Mutlu,
 "Pythia: A Customizable Hardware Prefetching Framework Using

 Online Reinforcement Learning"
 Proceedings of the 54th International Symposium on
 Microarchitecture (MICRO), Virtual, October 2021.
 [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Pythia Source Code (Officially Artifact Evaluated with All Badges)]
 [arXiv version]

#### Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

Rahul Bera1Konstantinos Kanellopoulos1Anant V. Nori2Taha Shahroodi3,1Sreenivas Subramoney2Onur Mutlu1

<sup>1</sup>ETH Zürich <sup>2</sup>Processor Architecture Research Labs, Intel Labs <sup>3</sup>TU Delft

#### https://arxiv.org/pdf/2109.12021.pdf

#### Fundamentally Better Architectures

# **Data-centric**

# **Data-driven**

## **Data-aware**



### Key Problems with Today's Architectures

- Architectures are terrible at dealing with data
  - Designed to mainly store and move data vs. to compute
  - □ They are processor-centric as opposed to **data-centric**
- Architectures are terrible at taking advantage of vast amounts of data (and metadata) available to them
  - Designed to make simple decisions, ignoring lots of data
  - □ They make human-driven decisions vs. **data-driven** decisions
- Architectures are terrible at knowing and exploiting different properties of application data
  - Designed to treat all data as the same
  - □ They make component-aware decisions vs. **data-aware**

#### Fundamentally Better Architectures

# **Data-centric**

# **Data-driven**

## **Data-aware**





### We Need to Think Across the Entire Stack

| Problem            |  |
|--------------------|--|
| Aigorithm          |  |
| Program/Language   |  |
| System Software    |  |
| SW/HW Interface    |  |
| Micro-architecture |  |
| Logic              |  |
| Devices            |  |
| Electrons          |  |

#### We can get there step by step

#### A Blueprint for Fundamentally Better Architectures

#### Onur Mutlu, "Intelligent Architectures for Intelligent Computing Systems" Invited Paper in Proceedings of the Design, Automation, and Test in Europe Conference (DATE), Virtual, February 2021. [Slides (pptx) (pdf)] [IEDM Tutorial Slides (pptx) (pdf)] [Short DATE Talk Video (11 minutes)] [Longer IEDM Tutorial Video (1 hr 51 minutes)]

#### Intelligent Architectures for Intelligent Computing Systems


Onur Mutlu ETH Zurich omutlu@gmail.com

#### A Tutorial on Fundamentally Better Architectures

Onur Mutlu, <u>"Memory-Centric Computing Systems"</u> Invited Tutorial at 66th International Electron Devices *Meeting (IEDM)*, Virtual, 12 December 2020. [Slides (pptx) (pdf)] [Executive Summary Slides (pptx) (pdf)] [Tutorial Video (1 hour 51 minutes)] [Executive Summary Video (2 minutes)] Abstract and Bio [Related Keynote Paper from VLSI-DAT 2020] [Related Review Paper on Processing in Memory]


https://www.youtube.com/watch?v=H3sEaINPBOE

https://www.youtube.com/onurmutlulectures



# Shared Resource Design for Multi-Core Systems

### Memory System: A *Shared Resource* View



Most of the system is dedicated to storing and moving data

### Resource Sharing Concept


- Idea: Instead of dedicating a hardware resource to a hardware context, allow multiple contexts to use it
  - Example resources: functional units, pipeline, caches, buses, memory, interconnects, storage
- Why?
- + Resource sharing improves utilization/efficiency  $\rightarrow$  throughput
  - When a resource is left idle by one thread, another thread can use it; no need to replicate shared data
- + Reduces communication latency
  - For example, shared data kept in the same cache in SMT processors
- + Compatible with the shared memory model

### Resource Sharing Disadvantages

- Resource sharing results in contention for resources
  - When the resource is not idle, another thread cannot use it
  - If space is occupied by one thread, another thread needs to reoccupy it
- Sometimes reduces each or some thread's performance
  - Thread performance can be worse than when it is run alone
- Eliminates performance isolation → inconsistent performance across runs
  - Thread performance depends on co-executing threads
- Uncontrolled (free-for-all) sharing degrades QoS
  - Causes unfairness, starvation


Need to efficiently and fairly utilize shared resources

### Example: Problem with Shared Caches




Kim et al., "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture," PACT 2004.

### Example: Problem with Shared Caches



Kim et al., "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture," PACT 2004.

### Example: Problem with Shared Caches



Kim et al., "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture," PACT 2004.

### Need for QoS and Shared Resource Mgmt.

• Why is unpredictable performance (or lack of QoS) bad?

#### Makes programmer's life difficult

 An optimized program can get low performance (and performance varies widely depending on co-runners)

#### Causes discomfort to user

- An important program can starve
- Examples from shared software resources


#### Makes system management difficult

How do we enforce a Service Level Agreement when hardware resources are sharing is uncontrollable?


### Resource Sharing vs. Partitioning

- Sharing improves throughput
  - Better utilization of space
- Partitioning provides performance isolation (predictable performance)
  - Dedicated space
- Can we get the benefits of both?
- Idea: Design shared resources such that they are efficiently utilized, controllable and partitionable
  - No wasted resource + QoS mechanisms for threads

#### Memory System is the Major Shared Resource



#### Much More of a Shared Resource in Future



Most of the system is dedicated to storing and moving data


### Inter-Thread/Application Interference

Problem: Threads share the memory system, but memory system does not distinguish between threads' requests

#### Existing memory systems


- □ Free-for-all, shared based on demand
- Control algorithms thread-unaware and thread-unfair
- Aggressive threads can deny service to others
- Do not try to reduce or control inter-thread interference

#### Unfair Slowdowns due to Interference





Moscibroda and Mutlu, "Memory performance attacks: Denial of memory service in multi-core systems," USENIX Security 2007.

### Uncontrolled Interference: An Example



# A Memory Performance Hog





#### **STREAM**

#### RANDOM


- Sequential memory access

- Random memory access
- Very high row buffer locality (96% hit rate) Very low row buffer locality (3% hit rate)
- Memory intensive

- Similarly memory intensive

Moscibroda and Mutlu, "Memory Performance Attacks," USENIX Security 2007.

# What Does the Memory Hog Do?




Moscibroda and Mutlu, "Memory Performance Attacks," USENIX Security 2007.

- A row-conflict memory access takes significantly longer than a row-hit access
- Current controllers take advantage of the row buffer
- Commonly used scheduling policy (FR-FCFS) [Rixner 2000]\*
   (1) Row-hit first: Service row-hit memory accesses first
   (2) Oldest-first: Then service older accesses first
- This scheduling policy aims to maximize DRAM throughput
  - But, it is unfair when multiple threads share the DRAM system

\*Rixner et al., "Memory Access Scheduling," ISCA 2000. \*Zuravleff and Robinson, "Controller for a synchronous DRAM ...," US Patent 5,630,096, May 1997.


### Effect of the Memory Performance Hog



Results on Intel Pentium D running Windows XP (Similar results for Intel Core Duo and AMD Turion, and on Fedora Linux)

Moscibroda and Mutlu, "Memory Performance Attacks," USENIX Security 2007.


### Greater Problem with More Cores



- Vulnerable to denial of service (DoS)
- Unable to enforce priorities or SLAs
- Low system performance

#### **Uncontrollable, unpredictable system**

### Greater Problem with More Cores



- Vulnerable to denial of service (DoS)
- Unable to enforce priorities or SLAs
- Low system performance


#### **Uncontrollable, unpredictable system**

### Distributed DoS in Networked Multi-Core Systems

Cores connected via packet-switched routers on chip

~5000X latency increase

Grot, Hestness, Keckler, Mutlu, "Preemptive virtual clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-Chip," MICRO 2009.



## More on Memory Performance Attacks

 Thomas Moscibroda and Onur Mutlu, <u>"Memory Performance Attacks: Denial of Memory Service</u> <u>in Multi-Core Systems"</u> *Proceedings of the <u>16th USENIX Security Symposium</u> (USENIX SECURITY), pages 257-274, Boston, MA, August 2007. <u>Slides</u> (ppt)* 

### Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems

Thomas Moscibroda Onur Mutlu Microsoft Research {moscitho,onur}@microsoft.com

SAFARI

http://www.youtube.com/watch?v=VJzZbwgBfy8

### More on Interconnect Based Starvation

 Boris Grot, Stephen W. Keckler, and Onur Mutlu, "Preemptive Virtual Clock: A Flexible, Efficient, and Cost- <u>effective QOS Scheme for Networks-on-Chip</u>" *Proceedings of the <u>42nd International Symposium on</u> <i>Microarchitecture (MICRO)*, pages 268-279, New York, NY, December 2009. <u>Slides (pdf)</u>

### Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-Chip


Boris Grot

Stephen W. Keckler

Onur Mutlu<sup>†</sup>

Department of Computer Sciences The University of Texas at Austin {bgrot, skeckler@cs.utexas.edu} <sup>†</sup>Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

## Maslow's (Human) Hierarchy of Needs



#### Lack of QoS can be a safety and security problem

#### SAFARI

Source: https://www.simplypsychology.org/maslow.html Source: By User:Factoryjoe - Mazlow's Hierarchy of Needs.svg, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=7964065

## How Do We Solve The Problem?

- Inter-thread interference is uncontrolled in all memory resources
  - Memory controller
  - Interconnect
  - Caches
- We need to control it
  - □ i.e., design an interference-aware (QoS-aware) memory system

# QoS-Aware Memory Systems: Challenges

- How do we reduce inter-thread interference?
  - Improve system performance and core utilization
  - Reduce request serialization and core starvation
- How do we control inter-thread interference?
  - Provide mechanisms to enable system software to enforce QoS policies
  - While providing high system performance
- How do we make the memory system configurable/flexible?
  - Enable flexible mechanisms that can achieve many goals
    - Provide fairness or throughput when needed
    - Satisfy performance guarantees when needed

### Designing QoS-Aware Memory Systems: Approaches

- Smart resources: Design each shared resource to have a configurable interference control/reduction mechanism
  - QoS-aware memory controllers
  - QoS-aware interconnects
  - QoS-aware caches

- Dumb resources: Keep each resource free-for-all, but reduce/control interference by injection control or data mapping
  - Source throttling to control access to memory system
  - QoS-aware data mapping to memory controllers
  - QoS-aware thread scheduling to cores

### Fundamental Interference Control Techniques

**Goal:** to reduce/control inter-thread memory interference


1. Prioritization or request scheduling

2. Data mapping to banks/channels/ranks


3. Core/source throttling

4. Application/thread scheduling


# Lecture on Other QoS Techniques




## Lecture on Other QoS Techniques



# Memory Channel Partitioning



# QoS-Aware Memory Scheduling



- How to schedule requests to provide
  - High system performance
  - High fairness to applications
  - Configurability to system software
- Memory controller needs to be aware of threads

- Stall-time fair memory scheduling [Mutlu+ MICRO'07]
  - Idea: Estimate and balance thread slowdowns
  - Takeaway: Proportional thread progress improves performance, especially when threads are "heavy" (memory intensive)
- Parallelism-aware batch scheduling [Mutlu+ ISCA'08, Top Picks'09]
  - Idea: Rank threads and service in rank order (to preserve bank parallelism); batch requests to prevent starvation
  - Takeaway: Preserving within-thread bank-parallelism improves performance; request batching improves fairness
- ATLAS memory scheduler [Kim+ HPCA'10]
  - Idea: Prioritize threads that have attained the least service from the memory scheduler
  - Takeaway: Prioritizing "light" threads improves performance

#### • Thread cluster memory scheduling [Kim+ MICRO'10, Top Picks'11]

- Idea: Cluster threads into two groups (latency vs. bandwidth sensitive); prioritize the latency-sensitive ones; employ a fairness policy in the bandwidth sensitive group
- Takeaway: Heterogeneous scheduling policy that is different based on thread behavior maximizes both performance and fairness
- Integrated Memory Channel Partitioning and Scheduling [Muralidhara+ MICRO'11]
  - Idea: Only prioritize very latency-sensitive threads in the scheduler; mitigate all other applications' interference via channel partitioning
  - Takeaway: Intelligently combining application-aware channel partitioning and memory scheduling provides better performance than either

#### Parallel application memory scheduling [Ebrahimi+ MICRO'11]

- Idea: Identify and prioritize limiter threads of a multithreaded application in the memory scheduler; provide fast and fair progress to non-limiter threads
- Takeaway: Carefully prioritizing between limiter and non-limiter threads of a parallel application improves performance
- Staged memory scheduling [Ausavarungnirun+ ISCA'12]
  - Idea: Divide the functional tasks of an application-aware memory scheduler into multiple distinct stages, where each stage is significantly simpler than a monolithic scheduler
  - Takeaway: Staging enables the design of a scalable and relatively simpler application-aware memory scheduler that works on very large request buffers

#### MISE: Memory Slowdown Model [Subramanian+ HPCA'13]

- Idea: Estimate the performance of a thread by estimating its change in memory request service rate when run alone vs. shared → use this simple model to estimate slowdown to design a scheduling policy that provides predictable performance or fairness
- Takeaway: Request service rate of a thread is a good proxy for its performance; alone request service rate can be estimated by giving high priority to the thread in memory scheduling for a while

#### ASM: Application Slowdown Model [Subramanian+ MICRO'15]

- □ Idea: Extend MISE to take into account cache+memory interference
- Takeaway: Cache access rate of an application can be estimated accurately and is a good proxy for application performance

- BLISS: Blacklisting Memory Scheduler [Subramanian+ ICCD'14, TPDS'16]
  - Idea: Deprioritize (i.e., blacklist) a thread that has consecutively serviced a large number of requests
  - Takeaway: Blacklisting greatly reduces interference enables the scheduler to be simple without requiring full thread ranking

#### **DASH: Deadline-Aware Memory Scheduler** [Usui+ TACO'16]

- Idea: Balance prioritization between CPUs, GPUs and Hardware Accelerators (HWA) by keeping HWA progress in check vs. deadlines such that HWAs do not hog performance and appropriately distinguishing between latency-sensitive vs. bandwidth-sensitive CPU workloads
- Takeaway: Proper control of HWA progress and application-aware CPU prioritization leads to better system performance while meeting HWA deadlines

- Prefetch-aware shared resource management [Ebrahimi+ ISCA'11] [Ebrahimi+ MICRO'09] [Ebrahimi+ HPCA'09] [Lee+ MICRO'08'09]
  - Idea: Prioritize prefetches depending on how they affect system performance; even accurate prefetches can degrade performance of the system
  - Takeaway: Carefully controlling and prioritizing prefetch requests improves performance and fairness
- DRAM-Aware last-level cache policies and write scheduling [Lee+ HPS Tech Report'10] [Seshadri+ ISCA'14]
  - Idea: Design cache eviction and replacement policies such that they proactively exploit the state of the memory controller and DRAM (e.g., proactively evict data from the cache that hit in open rows)
  - Takeaway: Coordination of last-level cache and DRAM policies improves performance and fairness; writes should not be ignored

#### FIRM: Memory Scheduling for NVM [Zhao+ MICRO'14]


- Idea: Carefully handle write-read prioritization with coarse-grained batching and application-aware scheduling
- Takeaway: Carefully controlling and prioritizing write requests improves performance and fairness; write requests are especially critical in NVMs
- Criticality-Aware Memory Scheduling for GPUs [Jog+ SIGMETRICS'16]
  - □ Idea: Prioritize latency-critical cores' requests in a GPU system
  - Takeaway: Need to carefully balance locality and criticality to make sure performance improves by taking advantage of both
- Worst-case Execution Time Based Memory Scheduling for Real-Time Systems [Kim+ RTAS'14, JRTS'16]

### Stall-Time Fair Memory Scheduling

Onur Mutlu and Thomas Moscibroda, "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors" <u>40th International Symposium on Microarchitecture</u> (MICRO), pages 146-158, Chicago, IL, December 2007. <u>Slides (ppt)</u>



### The Problem: Unfairness



- Vulnerable to denial of service (DoS)
- Unable to enforce priorities or SLAs
- Low system performance

#### **Uncontrollable, unpredictable system**

### How Do We Solve the Problem?

- Stall-time fair memory scheduling [Mutlu+ MICRO'07]
- Goal: Threads sharing main memory should experience similar slowdowns compared to when they are run alone → fair scheduling
  - Also improves overall system performance by ensuring cores make "proportional" progress
- Idea: Memory controller estimates each thread's slowdown due to interference and schedules requests in a way to balance the slowdowns
- Mutlu and Moscibroda, "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors," MICRO 2007.


### Stall-Time Fairness in Shared DRAM Systems

- A DRAM system is fair if it equalizes the slowdown of equal-priority threads relative to when each thread is run alone on the same system
- DRAM-related stall-time: The time a thread spends waiting for DRAM memory
- ST<sub>shared</sub>: DRAM-related stall-time when the thread runs with other threads
- ST<sub>alone</sub>: DRAM-related stall-time when the thread runs alone
- Memory-slowdown = ST<sub>shared</sub>/ST<sub>alone</sub>
  - Relative increase in stall-time
- Stall-Time Fair Memory scheduler (STFM) aims to equalize Memory-slowdown for interfering threads, without sacrificing performance
  - Considers inherent DRAM performance of each thread
  - Aims to allow proportional progress of threads

# STFM Scheduling Algorithm [MICRO' 07]

- For each thread, the DRAM controller
  - Tracks ST<sub>shared</sub>
  - Estimates ST<sub>alone</sub>
- Each cycle, the DRAM controller
  - Computes Slowdown =  $ST_{shared}/ST_{alone}$  for threads with legal requests
  - Computes unfairness = MAX Slowdown / MIN Slowdown
- If unfairness  $< \alpha$ 
  - Use DRAM throughput oriented scheduling policy
- If unfairness  $\geq \alpha$ 
  - Use fairness-oriented scheduling policy
    - (1) requests from thread with MAX Slowdown first
    - (2) row-hit first , (3) oldest-first

## How Does STFM Prevent Unfairness?



## STFM Pros and Cons

- Upsides:
  - □ First algorithm for fair multi-core memory scheduling
  - Provides a mechanism to estimate memory slowdown of a thread
  - Good at providing fairness
  - Being fair can improve performance
- Downsides:
  - Does not handle all types of interference
  - Gomewhat) complex to implement
  - Slowdown estimations can be incorrect

### More on STFM

 Onur Mutlu and Thomas Moscibroda, <u>"Stall-Time Fair Memory Access Scheduling for Chip</u> <u>Multiprocessors"</u> *Proceedings of the <u>40th International Symposium on</u> <u>Microarchitecture</u> (<i>MICRO*), pages 146-158, Chicago, IL, December 2007. [<u>Summary</u>] [<u>Slides (ppt)</u>]

#### Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors

Onur Mutlu Thomas Moscibroda

Microsoft Research {onur,moscitho}@microsoft.com

### Parallelism-Aware Batch Scheduling


Onur Mutlu and Thomas Moscibroda, "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems" 35th International Symposium on Computer Architecture (ISCA), pages 63-74, Beijing, China, June 2008. Slides (ppt)

PAR-BS ISCA 2008 Talk

### Another Problem due to Memory Interference


- Processors try to tolerate the latency of DRAM requests by generating multiple outstanding requests
  - Memory-Level Parallelism (MLP)
  - Out-of-order execution, non-blocking caches, runahead execution
- Effective only if the DRAM controller actually services the multiple requests in parallel in DRAM banks
- Multiple threads share the DRAM controller
- DRAM controllers are not aware of a thread's MLP
  - Can service each thread's outstanding requests serially, not in parallel

### Bank Parallelism of a Thread




Bank access latencies of the two requests overlapped Thread stalls for ~ONE bank access latency

## Bank Parallelism Interference in DRAM



#### Bank access latencies of each thread serialized Each thread stalls for ~TWO bank access latencies


### Parallelism-Aware Scheduler



#### Parallelism-Aware Batch Scheduling (PAR-BS)

- Principle 1: Parallelism-awareness
  - Schedule requests from a thread (to different banks) back to back
  - Preserves each thread's bank parallelism
  - But, this can cause starvation...
- Principle 2: Request Batching
  - Group a fixed number of oldest requests from each thread into a "batch"
  - Service the batch before all other requests
  - Form a new batch when the current one is done
  - Eliminates starvation, provides fairness
  - Allows parallelism-awareness within a batch

Mutlu and Moscibroda, "Parallelism-Aware Batch Scheduling," ISCA 2008.



## PAR-BS Components

### Request batching

### Within-batch scheduling


Parallelism aware

- Each memory request has a bit (*marked*) associated with it
- Batch formation:
  - Mark up to Marking-Cap oldest requests per bank for each thread
  - Marked requests constitute the batch
  - □ Form a new batch when no marked requests are left
- Marked requests are prioritized over unmarked ones
  - No reordering of requests across batches: no starvation, high fairness
- How to prioritize requests within a batch?

- Can use any existing DRAM scheduling policy
  - FR-FCFS (row-hit first, then oldest-first) exploits row-buffer locality
- But, we also want to preserve intra-thread bank parallelism
  - Service each thread's requests back to back

#### HOW?

- Scheduler computes a ranking of threads when the batch is formed
  - Higher-ranked threads are prioritized over lower-ranked ones
  - Improves the likelihood that requests from a thread are serviced in parallel by different banks
    - Different threads prioritized in the same order across ALL banks




### How to Rank Threads within a Batch

- Ranking scheme affects system throughput and fairness
- Maximize system throughput
  - Minimize average stall-time of threads within the batch
- Minimize unfairness (Equalize the slowdown of threads)
  - Service threads with inherently low stall-time early in the batch
  - Insight: delaying memory non-intensive threads results in high slowdown
- Shortest stall-time first (shortest job first) ranking
  - Provides optimal system throughput [Smith, 1956]\*
  - Controller estimates each thread's stall-time within the batch
  - Ranks threads with shorter stall-time higher

\* W.E. Smith, "Various optimizers for single stage production," Naval Research Logistics Quarterly, 1956.

## Shortest Stall-Time First Ranking


- Maximum number of marked requests to any bank (max-bank-load)
  - Rank thread with lower max-bank-load higher (~ low stall-time)
- Total number of marked requests (total-load)
  - Breaks ties: rank thread with lower total-load higher



| max-bank-load | total-load |
|---------------|------------|
|               |            |
|               |            |
|               |            |
|               |            |


Ranking: T0 > T1 > T2 > T3

## Example Within-Batch Scheduling Order






**AVG: 5 bank access latencies** 



#### **Ranking: T0 > T1 > T2 > T3**



AVG: 3.5 bank access latencies

## Putting It Together: PAR-BS Scheduling Policy

PAR-BS Scheduling Policy

(1) Marked requests first

- (2) Row-hit requests first
- (3) Higher-rank thread first (shortest stall-time first)
- (4) Oldest first

Batching


Parallelism-aware within-batch scheduling

- Three properties:
  - Exploits row-buffer locality and intra-thread bank parallelism
  - Work-conserving
    - Services unmarked requests to banks without marked requests
  - Marking-Cap is important
    - Too small cap: destroys row-buffer locality
    - Too large cap: penalizes memory non-intensive threads
- Many more trade-offs analyzed in the paper


- <1.5KB storage cost for</p>
  - □ 8-core system with 128-entry memory request buffer
- No complex operations (e.g., divisions)
- Not on the critical path
  - Scheduler makes a decision only every DRAM cycle

### Unfairness on 4-, 8-, 16-core Systems

#### Unfairness = MAX Memory Slowdown / MIN Memory Slowdown [MICRO 2007]



#### System Performance (Hmean-speedup)



## PAR-BS Pros and Cons

• Upsides:

- First scheduler to address bank parallelism destruction across multiple threads
- Simple mechanism (vs. STFM)
- Batching provides fairness
- Ranking enables parallelism awareness
- Downsides:
  - Does not always prioritize the latency-sensitive applications

### More on PAR-BS

 Onur Mutlu and Thomas Moscibroda, <u>"Parallelism-Aware Batch Scheduling: Enhancing both</u> <u>Performance and Fairness of Shared DRAM Systems"</u> *Proceedings of the <u>35th International Symposium on Computer</u> <u>Architecture</u> (ISCA), pages 63-74, Beijing, China, June 2008. [Summary] [Slides (ppt)] <i>One of the 12 computer architecture papers of 2008* <u>selected as Top Picks by IEEE Micro.</u>

#### **Parallelism-Aware Batch Scheduling:**

**Enhancing both Performance and Fairness of Shared DRAM Systems** 

Onur Mutlu Thomas Moscibroda Microsoft Research {onur,moscitho}@microsoft.com

### More on PAR-BS

 Onur Mutlu and Thomas Moscibroda,
 "Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Memory Controllers"

<u>IEEE Micro</u>, Special Issue: Micro's Top Picks from 2008 Computer Architecture Conferences (**MICRO TOP PICKS**), Vol. 29, No. 1, pages 22-32, January/February 2009.

# PARALLELISM-AWARE BATCH SCHEDULING: ENABLING HIGH-PERFORMANCE AND FAIR SHARED MEMORY CONTROLLERS

UNCONTROLLED INTERTHREAD INTERFERENCE IN MAIN MEMORY CAN DESTROY INDIVID-UAL THREADS' MEMORY-LEVEL PARALLELISM, EFFECTIVELY SERIALIZING THE MEMORY REQUESTS OF A THREAD WHOSE LATENCIES WOULD OTHERWISE HAVE LARGELY OVER-LAPPED, THEREBY REDUCING SINGLE-THREAD PERFORMANCE. THE PARALLELISM-AWARE BATCH SCHEDULER PRESERVES EACH THREAD'S MEMORY-LEVEL PARALLELISM, ENSURES FAIRNESS AND STARVATION FREEDOM, AND SUPPORTS SYSTEM-LEVEL THREAD PRIORITIES.


### ATLAS Memory Scheduler

Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter, <u>"ATLAS: A Scalable and High-Performance</u> <u>Scheduling Algorithm for Multiple Memory Controllers"</u> <u>16th International Symposium on High-Performance Computer Architecture</u> (HPCA), Bangalore, India, January 2010. <u>Slides (pptx)</u>




- Goal: To maximize system performance
- Main idea: Prioritize the thread that has attained the least service from the memory controllers (Adaptive per-Thread Least Attained Service Scheduling)
  - Rank threads based on attained service in the past time interval(s)
  - Enforce thread ranking in the memory scheduler during the current interval
- Why it works: Prioritizes "light" (memory non-intensive) threads that are more likely to keep their cores busy

## System Throughput: 24-Core System



ATLAS consistently provides higher system throughput than all previous scheduling algorithms

## System Throughput: 4-MC System



# of cores increases → ATLAS performance benefit increases

### ATLAS Pros and Cons

- Upsides:
  - Good at improving overall throughput (compute-intensive threads are prioritized)
  - Low complexity
  - Coordination among controllers happens infrequently

#### Downsides:

□ Lowest/medium ranked threads get delayed significantly → high unfairness

### More on ATLAS Memory Scheduler

 Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter, <u>"ATLAS: A Scalable and High-Performance Scheduling</u> <u>Algorithm for Multiple Memory Controllers"</u> *Proceedings of the <u>16th International Symposium on High-</u> <u>Performance Computer Architecture</u> (HPCA), Bangalore, India, January 2010. <u>Slides (pptx)</u> <u>Best paper session. One of the four papers nominated for</u> <u>the Best Paper Award by the Program Committee.</u>* 

#### ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers

Yoongu Kim Dongsu Han Onur Mutlu Mor Harchol-Balter Carnegie Mellon University


## TCM: Thread Cluster Memory Scheduling

Yoongu Kim, Michael Papamichael, Onur Mutlu, and Mor Harchol-Balter, <u>"Thread Cluster Memory Scheduling:</u> <u>Exploiting Differences in Memory Access Behavior"</u> <u>43rd International Symposium on Microarchitecture</u> (MICRO), pages 65-76, Atlanta, GA, December 2010. <u>Slides (pptx) (pdf)</u>

TCM Micro 2010 Talk

#### Previous Scheduling Algorithms are Biased


24 cores, 4 memory controllers, 96 workloads



No previous memory scheduling algorithm provides both the best fairness and system throughput **SAFARI** 


98

# Throughput vs. Fairness




#### Single policy for all threads is insufficient

# Achieving the Best of Both Worlds




#### Thread Cluster Memory Scheduling [Kim+ MICRO'10]

- 1. Group threads into two *clusters*
- 2. Prioritize non-intensive cluster
- 3. Different policies for each cluster




higher

## TCM Outline




# **Clustering Threads**

**<u>Step1</u>** Sort threads by MPKI (misses per kiloinstruction)



## TCM Outline




# Prioritization Between Clusters

#### Prioritize non-intensive cluster




- Increases system throughput
  - Non-intensive threads have greater potential for making progress
- Does not degrade fairness
  - Non-intensive threads are "light"
  - Rarely interfere with intensive threads

## TCM Outline



# Non-Intensive Cluster


#### Prioritize threads according to MPKI



- Increases system throughput
  - Least intensive thread has the greatest potential for making progress in the processor


## TCM Outline





## Intensive Cluster

Periodically shuffle the priority of threads



- Is treating all threads equally good enough?
- **BUT:** Equal turns ≠ Same slowdown

Case Study: A Tale of Two Threads

**Case Study:** Two intensive threads contending


1. random-access

2. streaming

-Which is slowed down more easily?


Prioritize *random-access* 

Prioritize *streaming* 



random-access thread is more easily slowed down

## Why are Threads Different?



• All requests parallel


• High **bank-level parallelism** 

All requests → Same row
High row-buffer locality

Vulnerable to interference


## TCM Outline








### How to quantify difference between threads?



## TCM: Quantum-Based Operation



## TCM: Scheduling Algorithm

1. <u>Highest-rank</u>: Requests from higher ranked threads prioritized

- Non-Intensive cluster > Intensive cluster
- Non-Intensive cluster: lower intensity → higher rank
- Intensive cluster: rank shuffling

2.<u>Row-hit</u>: Row-buffer hit requests are prioritized

3. <u>Oldest</u>: Older requests are prioritized

## **TCM: Implementation Cost**

#### **Required storage at memory controller** (24 cores)

| Thread memory behavior | Storage  |
|------------------------|----------|
| MPKI                   | ~0.2kb   |
| Bank-level parallelism | ~0.6kb   |
| Row-buffer locality    | ~2.9kb   |
| Total                  | < 4kbits |

• No computation is on the critical path

## Previous Work

**FRFCFS** [Rixner et al., ISCA00]: Prioritizes row-buffer hits

– Thread-oblivious 
 Low throughput & Low fairness

**STFM** [Mutlu et al., MICRO07]: Equalizes thread slowdowns

Non-intensive threads not prioritized 
 Low throughput

**PAR-BS** [Mutlu et al., ISCA08]: Prioritizes oldest batch of requests while preserving bank-level parallelism


Non-intensive threads not always prioritized 
 Low throughput

**ATLAS** [Kim et al., HPCA10]: Prioritizes threads with less memory service

Most intensive thread starves 
 Low fairness

## TCM: Throughput and Fairness

24 cores, 4 memory controllers, 96 workloads




TCM, a heterogeneous scheduling policy, provides best fairness and system throughput

### In Lecture, We Stopped Here.

### TCM: Fairness-Throughput Tradeoff

#### When configuration parameter is varied...



TCM allows robust fairness-throughput tradeoff

## **Operating System Support**

- ClusterThreshold is a tunable knob
  - OS can trade off between fairness and throughput

- Enforcing thread weights
  - OS assigns weights to threads
  - TCM enforces thread weights within each cluster

## Conclusion

 No previous memory scheduling algorithm provides both high system throughput and fairness

- **Problem:** They use a single policy for all threads

- TCM groups threads into two *clusters* 
  - 1. Prioritize *non-intensive* cluster → throughput
  - 2. Shuffle priorities in *intensive* cluster  $\rightarrow$  fairness
  - 3. Shuffling should favor *nice* threads  $\rightarrow$  fairness
- TCM provides the best system throughput and fairness

### TCM Pros and Cons

- Upsides:
  - Provides both high fairness and high performance
  - Caters to the needs for different types of threads (latency vs. bandwidth sensitive)
  - Relatively) simple
- Downsides:
  - Scalability to large buffer sizes?
  - Robustness of clustering and shuffling algorithms?
  - Ranking is still too complex?

### More on TCM

Yoongu Kim, Michael Papamichael, Onur Mutlu, and Mor Harchol-Balter, "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior" Proceedings of the <u>43rd International Symposium on</u> Microarchitecture (MICRO), pages 65-76, Atlanta, GA, December 2010. Slides (pptx) (pdf) One of the 11 computer architecture papers of 2010 selected as Top Picks by IEEE Micro.

#### Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior

Yoongu Kim yoonguk@ece.cmu.edu

Michael Papamichael papamix@cs.cmu.edu

Onur Mutlu Mor Harchol-Balter onur@cmu.edu harchol@cs.cmu.edu

Carnegie Mellon University

### More on TCM

 Yoongu Kim, Michael Papamichael, Onur Mutlu, and Mor Harchol-Balter, <u>"Thread Cluster Memory Scheduling"</u>

<u>IEEE Micro</u>, Special Issue: Micro's Top Picks from 2010 Computer Architecture Conferences (**MICRO TOP PICKS**), Vol. 31, No. 1, pages 78-89, January/February 2011.


# THREAD CLUSTER MEMORY Scheduling

Memory schedulers in multicore systems should carefully schedule Memory requests from different threads to ensure high system performance and fair, fast progress of each thread. No existing memory scheduler Provides both the highest system performance and highest fairness. Thread Cluster Memory scheduling is a new algorithm that achieves the best of Both worlds by differentiating latency-sensitive threads from bandwidthsensitive ones and employing different scheduling policies for each.


### The Blacklisting Memory Scheduler

Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, and Onur Mutlu, "The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost" Proceedings of the <u>32nd IEEE International Conference on Computer Design</u> (ICCD), Seoul, South Korea, October 2014. [Slides (pptx) (pdf)]


### Tackling Inter-Application Interference: Application-aware Memory Scheduling




Full ranking increases critical path latency and area significantly to improve performance and fairness




### Performance vs. Fairness vs. Simplicity



### Key Observation 1: Group Rather Than Rank



### Key Observation 1: Group Rather Than Rank



## Key Observation 2

**Observation 2:** Serving a large number of consecutive requests from an application causes interference


#### Basic Idea:


- Group applications with a large number of consecutive requests as interference-causing → Blacklisting
- *Deprioritize* blacklisted applications
- *Clear* blacklist periodically (1000s of cycles)

**Benefits:** 


- Lower complexity
- Finer grained grouping decisions  $\rightarrow$  Lower unfairness

### Performance vs. Fairness vs. Simplicity





1. Blacklisting achieves the highest performance 2. Blacklisting balances performance and fairness



### More on BLISS (I)

 Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, and Onur Mutlu,
 "The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost"
 Proceedings of the 32nd IEEE International Conference on Computer Design (ICCD), Seoul, South Korea, October 2014.
 [Slides (pptx) (pdf)]

### The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost

Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, Onur Mutlu Carnegie Mellon University {lsubrama,donghyu1,visesh,harshar,onur}@cmu.edu

### More on BLISS: Longer Version

 Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, and Onur Mutlu,
 "BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling"
 <u>IEEE Transactions on Parallel and Distributed Systems</u> (TPDS), to appear in 2016. <u>arXiv.org version</u>, April 2015.
 <u>An earlier version</u> as <u>SAFARI Technical Report</u>, TR-SAFARI-2015-004, Carnegie Mellon University, March 2015.
 [Source Code]

### BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling


Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, and Onur Mutlu

Handling Memory Interference In Multithreaded Applications


Eiman Ebrahimi, Rustam Miftakhutdinov, Chris Fallin, Chang Joo Lee, Onur Mutlu, and Yale N. Patt, <u>"Parallel Application Memory Scheduling"</u>

Proceedings of the <u>44th International Symposium on Microarchitecture</u> (**MICRO**), Porto Alegre, Brazil, December 2011. <u>Slides (pptx)</u>

### Lecture on Parallel Application Scheduling




### Lecture on Bottleneck Acceleration



### Multithreaded (Parallel) Applications


- Threads in a multi-threaded application can be interdependent
  - As opposed to threads from different applications
- Such threads can synchronize with each other
  - Locks, barriers, pipeline stages, condition variables, semaphores, ...
- Some threads can be on the critical path of execution due to synchronization; some threads are not
- Even within a thread, some "code segments" may be on the critical path of execution; some are not

- Enforce mutually exclusive access to shared data
- Only one thread can be executing it at a time
- Contended critical sections make threads wait → threads causing serialization can be on the critical path




### Barriers

- Synchronization point
- Threads have to wait until all threads reach the barrier
- Last thread arriving at the barrier is on the critical path



### Stages of Pipelined Programs


- Loop iterations are statically divided into code segments called *stages*
- Threads execute stages on different cores
- Thread executing the slowest stage is on the critical path



### Handling Interference in Parallel Applications

- Threads in a multithreaded application are inter-dependent
- Some threads can be on the critical path of execution due to synchronization; some threads are not
- How do we schedule requests of inter-dependent threads to maximize multithreaded application performance?
- Idea: Estimate limiter threads likely to be on the critical path and prioritize their requests; shuffle priorities of non-limiter threads to reduce memory interference among them [Ebrahimi+, MICRO'11]
- Hardware/software cooperative limiter thread estimation:
  - Thread executing the most contended critical section
  - Thread executing the slowest pipeline stage
  - Thread that is falling behind the most in reaching a barrier

# Prioritizing Requests from Limiter Threads



### Parallel App Mem Scheduling: Pros and Cons

- Upsides:
  - Improves the performance of multi-threaded applications
  - Provides a mechanism for estimating "limiter threads"
  - Opens a path for slowdown estimation for multi-threaded applications
- Downsides:
  - What if there are multiple multi-threaded applications running together?
  - Limiter thread estimation can become complex

### More on PAMS

 Eiman Ebrahimi, Rustam Miftakhutdinov, Chris Fallin, Chang Joo Lee, Onur Mutlu, and Yale N. Patt,
 "Parallel Application Memory Scheduling" Proceedings of the <u>44th International Symposium on</u> <u>Microarchitecture</u> (MICRO), Porto Alegre, Brazil, December 2011. <u>Slides (pptx)</u>


#### **Parallel Application Memory Scheduling**

Eiman Ebrahimi† Rustam Miftakhutdinov† Chris Fallin§ Chang Joo Lee‡ José A. Joao† Onur Mutlu§ Yale N. Patt†

†Department of Electrical and Computer Engineering The University of Texas at Austin {ebrahimi, rustam, joao, patt}@ece.utexas.edu

§Carnegie Mellon University {cfallin,onur}@cmu.edu ‡Intel Corporation chang.joo.lee@intel.com Memory Scheduling for Heterogeneous Systems

### Lecture on Heterogeneous System Scheduling



#### SAFARI

https://www.youtube.com/watch?v=Axye9VqQT7w&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=26

# Staged Memory Scheduling


Rachata Ausavarungnirun, Kevin Chang, Lavanya Subramanian, Gabriel Loh, and <u>Onur Mutlu</u>, "Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems" <u>39th International Symposium on Computer Architecture</u> (ISCA), Portland, OR, June 2012.




### SMS: Executive Summary

- Observation: Heterogeneous CPU-GPU systems require memory schedulers with large request buffers
- Problem: Existing monolithic application-aware memory scheduler designs are hard to scale to large request buffer sizes
- Solution: Staged Memory Scheduling (SMS) decomposes the memory controller into three simple stages:
  - 1) Batch formation: maintains row buffer locality
  - 2) Batch scheduler: reduces interference between applications
  - 3) DRAM command scheduler: issues requests to DRAM
- Compared to state-of-the-art memory schedulers:
  - SMS is significantly simpler and more scalable
  - SMS provides higher performance and fairness


# SMS: Staged Memory Scheduling



# SMS: Staged Memory Scheduling



# Putting Everything Together




# Complexity


- Compared to a row hit first scheduler, SMS consumes\*
  - □ 66% less area
  - a 46% less static power

- Reduction comes from:
  - Monolithic scheduler  $\rightarrow$  stages of simpler schedulers
  - Each stage has a simpler scheduler (considers fewer properties at a time to make the scheduling decision)
  - Each stage has simpler buffers (FIFO instead of out-of-order)
  - Each stage has a portion of the total buffer size (buffering is distributed across stages)

# Performance at Different GPU Weights



# Performance at Different GPU Weights



 At every GPU weight, SMS outperforms the best previous scheduling algorithm for that weight

### More on SMS

 Rachata Ausavarungnirun, Kevin Chang, Lavanya Subramanian, Gabriel Loh, and Onur Mutlu,
 "Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems" Proceedings of the <u>39th International Symposium on Computer</u> <u>Architecture</u> (ISCA), Portland, OR, June 2012. <u>Slides (pptx)</u>


#### Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems

Rachata Ausavarungnirun<sup>†</sup> Kevin Kai-Wei Chang<sup>†</sup> Lavanya Subramanian<sup>†</sup> Gabriel H. Loh<sup>‡</sup> Onur Mutlu<sup>†</sup>

<sup>†</sup>Carnegie Mellon University {rachata,kevincha,lsubrama,onur}@cmu.edu <sup>‡</sup>Advanced Micro Devices, Inc. gabe.loh@amd.com

# DASH Memory Scheduler [TACO 2016]

### Current SoC Architectures



- Heterogeneous agents: CPUs and HWAs
  - HWA : Hardware Accelerator
- Main memory is shared by CPUs and HWAs → Interference How to schedule memory requests from CPUs and HWAs to mitigate interference?

# DASH Scheduler: Executive Summary

- <u>Problem</u>: Hardware accelerators (HWAs) and CPUs share the same memory subsystem and interfere with each other in main memory
- <u>Goal</u>: Design a memory scheduler that improves CPU performance while meeting HWAs' deadlines
- <u>Challenge</u>: Different HWAs have different memory access characteristics and different deadlines, which current schedulers do not smoothly handle
  - Memory-intensive and long-deadline HWAs significantly degrade CPU performance when they become high priority (due to slow progress)
  - Short-deadline HWAs sometimes miss their deadlines *despite high priority*
- Solution: DASH Memory Scheduler
  - Prioritize HWAs over CPU anytime when the HWA is not making good progress
  - Application-aware scheduling for CPUs and HWAs
- Key Results:
  - 1) Improves CPU performance for a wide variety of workloads by 9.5%
  - 2) Meets 100% deadline met ratio for HWAs
- DASH source code freely available on our GitHub

# Goal of Our Scheduler (DASH)

- Goal: Design a memory scheduler that
  - Meets GPU/accelerators' frame rates/deadlines and
  - Achieves high CPU performance
- Basic Idea:
  - Different CPU applications and hardware accelerators have different memory requirements
  - Track progress of different agents and prioritize accordingly

# Key Observation: Distribute Priority for Accelerators

- GPU/accelerators need priority to meet deadlines
- Worst case prioritization not always the best
- Prioritize when they are **not** on track to meet a deadline

Distributing priority over time mitigates impact of accelerators on CPU cores' requests

# Key Observation: Not All Accelerators are Equal

- Long-deadline accelerators are more likely to meet their deadlines
- Short-deadline accelerators are more likely to miss their deadlines

Schedule short-deadline accelerators based on worst-case memory access time

# Key Observation: Not All CPU cores are Equal

- Memory-intensive cores are much less vulnerable to interference
- Memory non-intensive cores are much more vulnerable to interference

Prioritize accelerators over memory-intensive cores to ensure accelerators do not become urgent

# DASH Summary: Key Ideas and Results

- Distribute priority for HWAs
- Prioritize HWAs over memory-intensive CPU cores even when not urgent
- Prioritize short-deadline-period HWAs based on worst case estimates

Improves CPU performance by 7-21% Meets (almost) 100% of deadlines for HWAs

# DASH: Scheduling Policy

- DASH scheduling policy
  - 1. Short-deadline-period HWAs with high priority
  - 2. Long-deadline-period HWAs with high priority
  - 3. Memory non-intensive CPU applications
  - 4. Long-deadline-period HWAs with low priority
  - 5. Memory-intensive CPU applications
  - 6. Short-deadline-period HWAs with low priority

Switch probabilistically

# More on DASH


Hiroyuki Usui, Lavanya Subramanian, Kevin Kai-Wei Chang, and Onur Mutlu, **"DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators**" ACM Transactions on Architecture and Code Optimization (TACO), Vol. 12, January 2016. Presented at the 11th HiPEAC Conference, Prague, Czech Republic, January 2016. [Slides (pptx) (pdf)] [Source Code]

#### DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators


HIROYUKI USUI, LAVANYA SUBRAMANIAN, KEVIN KAI-WEI CHANG, and ONUR MUTLU, Carnegie Mellon University

# Predictable Performance: Strong Memory Service Guarantees


# Lecture on Predictable Performance



# Lecture on Predictable Performance



### Goal: Predictable Performance in Complex Systems



- Heterogeneous agents: CPUs, GPUs, and HWAs
- Main memory interference between CPUs, GPUs, HWAs

How to allocate resources to heterogeneous agents to mitigate interference and provide predictable performance?

### Strong Memory Service Guarantees

- Goal: Satisfy performance/SLA requirements in the presence of shared main memory, heterogeneous agents, and hybrid memory/storage
- Approach:
  - Develop techniques/models to accurately estimate the performance loss of an application/agent in the presence of resource sharing
  - Develop mechanisms (hardware and software) to enable the resource partitioning/prioritization needed to achieve the required performance levels for all applications
  - All the while providing high system performance
- Subramanian et al., "MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems," HPCA 2013.
- Subramanian et al., "The Application Slowdown Model," MICRO 2015.

# Predictable Performance Readings (I)

 Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, and Yale N. Patt, "Fairness via Source Throttling: A Configurable and High- Performance Fairness Substrate for Multi-Core Memory Systems"

Proceedings of the <u>15th International Conference on</u> <u>Architectural Support for Programming Languages and Operating</u> <u>Systems</u> (**ASPLOS**), pages 335-346, Pittsburgh, PA, March 2010. <u>Slides (pdf)</u>

#### Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems

Eiman Ebrahimi<sup>†</sup> Chang Joo Lee<sup>†</sup> Onur Mutlu<sup>§</sup> Yale N. Patt<sup>†</sup>

†Department of Electrical and Computer Engineering The University of Texas at Austin {ebrahimi, cjlee, patt}@ece.utexas.edu

§Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

# Predictable Performance Readings (II)

 Lavanya Subramanian, Vivek Seshadri, Yoongu Kim, Ben Jaiyen, and Onur Mutlu,
 "MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems"
 Proceedings of the 19th International Symposium on High-Performance Computer Architecture (HPCA), Shenzhen, China, February 2013. Slides (pptx)

#### MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems

Lavanya Subramanian Vivek Seshadri

ivek Seshadri Yoongu Kim Ben Jaiyen Onur Mutlu Carnegie Mellon University

# Predictable Performance Readings (III)

- Lavanya Subramanian, Vivek Seshadri, Arnab Ghosh, Samira Khan, and Onur Mutlu,
  - "The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory"

Proceedings of the <u>48th International Symposium on Microarchitecture</u> (**MICRO**), Waikiki, Hawaii, USA, December 2015. [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)] [Source Code]

#### The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory

Lavanya Subramanian<sup>\*</sup>§ Vivek Seshadri<sup>\*</sup> Arnab Ghosh<sup>\*†</sup> Samira Khan<sup>\*‡</sup> Onur Mutlu<sup>\*</sup>

\*Carnegie Mellon University §Intel Labs <sup>†</sup>IIT Kanpur <sup>‡</sup>University of Virginia

### **MISE:**


# Providing Performance Predictability in Shared Main Memory Systems

### Lavanya Subramanian, Vivek Seshadri, Yoongu Kim, Ben Jaiyen, Onur Mutlu





# Unpredictable Application Slowdowns



# An application's performance depends on which application it is running with

# Need for Predictable Performance

There is a need for predictable performance

- When multiple applications share resources
- Especially if some applications require performance

Our Goal: Predictable performance in the presence of memory interference

#### Example 2: In server systems

- Different users' jobs consolidated onto the same server
- Need to provide bounded slowdowns to critical jobs



# 1. Estimate Slowdown

# 2. Control Slowdown




## Outline

- 1. Estimate Slowdown
  Key Observations
  Implementation
  MISE Model: Putting it All Together
  Evaluating the Model
- 2. Control Slowdown
  - Providing Soft Slowdown Guarantees
     Minimizing Maximum Slowdown

# $Slowdown = \frac{Performance Alone}{Performance Shared}$

### Key Observation 1

#### For a memory bound application, Performance $\infty$ Memory request service rate




#### Key Observation 2


Request Service Rate <sub>Alone</sub> (RSR<sub>Alone</sub>) of an application can be estimated by giving the application highest priority in accessing memory

> Highest priority  $\rightarrow$  Little interference (almost as if the application were run alone)




#### 1. Run alone





#### Memory Interference-induced Slowdown Estimation (MISE) model for memory bound applications

## $Slowdown = \frac{Request Service Rate Alone (RSRAlone)}{Request Service Rate Shared (RSRShared)}$



#### Memory phase slowdown dominates overall slowdown

### Key Observation 3

Non-memory-bound application

**Compute Phase** 

Memory Interference-induced Slowdown Estimation (MISE) model for non-memory bound applications

Slowdown =  $(1 - \alpha) + \alpha \frac{\text{RSR}_{\text{Alone}}}{\text{RSR}_{\text{Shared}}}$ 


interference

Only memory fraction  $(\alpha)$  slows down with interference

#### Outline

- 1. Estimate Slowdown
  - Key Observations
  - Implementation
  - In MISE Model: Putting it All Together
  - Evaluating the Model
- 2. Control Slowdown
  - Providing Soft Slowdown Guarantees
     Minimizing Maximum Slowdown

#### Interval Based Operation



## Measuring $RSR_{Shared}$ and $\alpha$

- Request Service Rate <sub>Shared</sub> (RSR<sub>Shared</sub>)
  - Per-core counter to track number of requests serviced
  - At the end of each interval, measure

## $RSR_{Shared} = \frac{Number of Requests Serviced}{Interval Length}$


- Memory Phase Fraction ( $\alpha$ )
  - Count number of stall cycles at the core
  - Compute fraction of cycles stalled for memory

#### Estimating Request Service Rate Alone (RSRAlone)

- Divide each interval into shorter epochs
- At the beginning of each epoch
  - Memory controller randomly picks an application as the highest priority application
     How: Periodically give each application
- At the shear aprinter way for each cossination metimotey

 $RSR_{Alone} = \frac{Number of Requests During High Priority Epochs}{Number of Cycles Application Given High Priority}$ 

## Inaccuracy in Estimating RSR<sub>Alone</sub>



#### Accounting for Interference in RSR<sub>Alone</sub> Estimation

 Solution: Determine and remove interference cycles from RSR<sub>Alone</sub> calculation


RSR<sub>Alone</sub> = Number of Requests During High Priority Epochs Number of Cycles Application Given High Priority Interference Cycles

- A cycle is an interference cycle if
  - a request from the highest priority application is waiting in the request buffer *and*
  - another application's request was issued previously

## Outline

## 1. Estimate Slowdown

- Key Observations
- Implementation
- MISE Model: Putting it All Together
   Evaluating the Model
- 2. Control Slowdown
  - Providing Soft Slowdown Guarantees
     Minimizing Maximum Slowdown



## Outline

- 1. Estimate Slowdown
  - Key Observations
  - Implementation
  - In MISE Model: Putting it All Together
  - Evaluating the Model
- 2. Control Slowdown
  - Providing Soft Slowdown Guarantees
     Minimizing Maximum Slowdown

#### Previous Work on Slowdown Estimation

Previous work on slowdown estimation

STFM (Stall Time Fair Memory) Scheduling [Mutlu+, MICRO 07]

- FST (Fairness via Source Throttling) [Ebrahimi+, ASPLOS `10]
- □ **Per-thread Cycle Accounting** [Du Bois+, HiPEAC `13]
- Basic Idea:



Count number of cycles application receives interference


#### Two Major Advantages of MISE Over STFM

- Advantage 1:
  - □ STFM estimates alone performance while an application is receiving interference → Hard
  - MISE estimates alone performance while giving an application the highest priority → Easier
- Advantage 2:
  - STFM does not take into account compute phase for non-memory-bound applications
  - $\square$  MISE accounts for compute phase  $\rightarrow$  Better accuracy


## Methodology

- Configuration of our simulated system
  - 4 cores
  - 1 channel, 8 banks/channel
  - DDR3 1066 DRAM
  - 512 KB private cache/core
- Workloads
  - □ SPEC CPU2006
  - 300 multi programmed workloads

#### Quantitative Comparison



### Comparison to STFM



## Outline

## 1. Estimate Slowdown

- Key Observations
- Implementation
- In MISE Model: Putting it All Together
- Evaluating the Model
- 2. Control Slowdown
  - Providing Soft Slowdown Guarantees

Minimizing Maximum Slowdown

### Providing "Soft" Slowdown Guarantees

#### Goal

- 1. Ensure QoS-critical applications meet a prescribed slowdown bound
- 2. Maximize system performance for other applications
- Basic Idea
  - Allocate just enough bandwidth to QoS-critical application
  - Assign remaining bandwidth to other applications


#### MISE-QoS: Mechanism to Provide Soft QoS

- Assign an initial bandwidth allocation to QoS-critical application
- Estimate slowdown of QoS-critical application using the MISE model
- After every N intervals
  - □ If slowdown > bound B +/-  $\epsilon$ , increase bandwidth allocation
  - □ If slowdown < bound B +/-  $\epsilon$ , decrease bandwidth allocation
- When slowdown bound not met for N intervals
   Notify the OS so it can migrate/de-schedule jobs

## Methodology


- Each application (25 applications in total) considered the QoS-critical application
- Run with 12 sets of co-runners of different memory intensities
- Total of 300 multiprogrammed workloads
- Each workload run with 10 slowdown bound values
- Baseline memory scheduling mechanism
  - Always prioritize QoS-critical application
    - [Iyer+, SIGMETRICS 2007]
  - Other applications' requests scheduled in FRFCFS order
     [Zuravleff +, US Patent 1997, Rixner+, ISCA 2000]

#### A Look at One Workload




### Effectiveness of MISE in Enforcing QoS

#### Across 3000 data points



## MISE-QoS correctly predicts whether or not the bound is met for 95.7% of workloads

#### Performance of Non-QoS-Critical Applications



## Outline

## 1. Estimate Slowdown

- Key Observations
- Implementation
- In MISE Model: Putting it All Together
- Evaluating the Model
- 2. Control Slowdown
  - Providing Soft Slowdown Guarantees
    - Inimizing Maximum Slowdown

### Other Results in the Paper

- Sensitivity to model parameters
   Robust across different values of model parameters
- Comparison of STFM and MISE models in enforcing soft slowdown guarantees
  - MISE significantly more effective in enforcing guarantees
- Minimizing maximum slowdown
  - MISE improves fairness across several system configurations

### Summary

- Uncontrolled memory interference slows down applications unpredictably
- Goal: Estimate and control slowdowns
- Key contribution
  - MISE: An accurate slowdown estimation model
  - □ Average error of MISE: 8.2%
- Key Idea
  - Request Service Rate is a proxy for performance
  - Request Service Rate <sub>Alone</sub> estimated by giving an application highest priority in accessing memory
- Leverage slowdown estimates to control slowdowns
  - Providing soft slowdown guarantees
  - Minimizing maximum slowdown

#### MISE: Pros and Cons

- Upsides:
  - Simple new insight to estimate slowdown
  - Much more accurate slowdown estimations than prior techniques (STFM, FST)
  - Enables a number of QoS mechanisms that can use slowdown estimates to satisfy performance requirements
- Downsides:
  - Slowdown estimation is not perfect there are still errors
  - Does not take into account caches and other shared resources in slowdown estimation

#### More on MISE

 Lavanya Subramanian, Vivek Seshadri, Yoongu Kim, Ben Jaiyen, and Onur Mutlu,
 "MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems"
 Proceedings of the 19th International Symposium on High-Performance Computer Architecture (HPCA), Shenzhen, China, February 2013. Slides (pptx)

#### MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems

Lavanya Subramanian Vivek Seshadri

ivek Seshadri Yoongu Kim Ben Jaiyen Onur Mutlu Carnegie Mellon University

## Extending MISE to Shared Caches: ASM

 Lavanya Subramanian, Vivek Seshadri, Arnab Ghosh, Samira Khan, and Onur Mutlu,
 <u>"The Application Slowdown Model: Quantifying and Controlling</u> the Impact of Inter-Application Interference at Shared Caches

and Main Memory"

Proceedings of the <u>48th International Symposium on Microarchitecture</u> (**MICRO**), Waikiki, Hawaii, USA, December 2015. [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)] [Source Code]

#### The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory

Lavanya Subramanian<sup>\*</sup>§ Vivek Seshadri<sup>\*</sup> Arnab Ghosh<sup>\*†</sup> Samira Khan<sup>\*‡</sup> Onur Mutlu<sup>\*</sup>

\*Carnegie Mellon University §Intel Labs <sup>†</sup>IIT Kanpur <sup>‡</sup>University of Virginia

**Computer Architecture** Lecture 13: Memory Controllers II: Performance & Service Quality

> Prof. Onur Mutlu ETH Zürich Fall 2021 11 November 2021

# Other Ways of Handling Memory Interference

#### Fundamental Interference Control Techniques

**Goal:** to reduce/control inter-thread memory interference

#### 1. Prioritization or request scheduling

2. Data mapping to banks/channels/ranks

3. Core/source throttling

4. Application/thread scheduling

#### Designing QoS-Aware Memory Systems: Approaches

- Smart resources: Design each shared resource to have a configurable interference control/reduction mechanism
  - QoS-aware memory controllers
  - QoS-aware interconnects
  - QoS-aware caches


- Dumb resources: Keep each resource free-for-all, but reduce/control interference by injection control or data mapping
  - Source throttling to control access to memory system
  - QoS-aware data mapping to memory controllers
  - QoS-aware thread scheduling to cores

## Memory Channel Partitioning

Sai Prashanth Muralidhara, Lavanya Subramanian, Onur Mutlu, Mahmut Kandemir, and Thomas Moscibroda, "Reducing Memory Interference in Multicore Systems via <u>Application-Aware Memory Channel Partitioning</u>" <u>44th International Symposium on Microarchitecture</u> (MICRO), Porto Alegre, Brazil, December 2011. <u>Slides (pptx)</u>


MCP Micro 2011 Talk

#### Observation: Modern Systems Have Multiple Channels




## A new degree of freedom Mapping data across multiple channels

## Data Mapping in Current Systems



#### Causes interference between applications' requests

### Partitioning Channels Between Applications



#### Eliminates interference between applications' requests

### Overview: Memory Channel Partitioning (MCP)

#### Goal

Eliminate harmful interference between applications


#### Basic Idea

 Map the data of badly-interfering applications to different channels

#### Key Principles


- Separate low and high memory-intensity applications
- Separate low and high row-buffer locality applications

## Key Insight 1: Separate by Memory Intensity




Map data of low and high memory-intensity applications to different channels


### Key Insight 2: Separate by Row-Buffer Locality



#### Memory Channel Partitioning (MCP) Mechanism



## Interval Based Operation



- Applications with very low memory-intensity rarely access memory
   Dedicating channels to them results in precious memory bandwidth waste
- They have the most potential to keep their cores busy
   → We would really like to prioritize them
- They interfere minimally with other applications
   → Prioritizing them does not hurt others


Integrated Memory Partitioning and Scheduling (IMPS)

Always prioritize very low memory-intensity applications in the memory scheduler

 Use memory channel partitioning to mitigate interference between other applications


- Memory Channel Partitioning (MCP)
  - Only profiling counters in hardware
  - No modifications to memory scheduling logic
  - □ 1.5 KB storage cost for a 24-core, 4-channel system
- Integrated Memory Partitioning and Scheduling (IMPS)
  - A single bit per request
  - Scheduler prioritizes based on this single bit

## Performance of Channel Partitioning



Better system performance than the best previous scheduler at lower hardware cost

## An Example of Bad Channel Partitioning



#### Combining Multiple Interference Control Techniques

- Combined interference control techniques can mitigate interference much more than a single technique alone can do
- The key challenge is:
  - Deciding what technique to apply when
  - Partitioning work appropriately between software and hardware

#### MCP and IMPS: Pros and Cons

- Upsides:
  - Keeps the memory scheduling hardware simple
  - Combines multiple interference reduction techniques
  - Can provide performance isolation across applications mapped to different channels
  - General idea of partitioning can be extended to smaller granularities in the memory hierarchy: banks, subarrays, etc.
- Downsides:
  - Reacting is difficult if workload changes behavior after profiling
  - Overhead of moving pages between channels restricts benefits

### More on Memory Channel Partitioning

 Sai Prashanth Muralidhara, Lavanya Subramanian, Onur Mutlu, Mahmut Kandemir, and Thomas Moscibroda,
 "Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning"
 Proceedings of the <u>44th International Symposium on</u> Microarchitecture (MICRO), Porto Alegre, Brazil, December 2011. <u>Slides (pptx)</u>

#### Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning

Sai Prashanth Muralidhara Pennsylvania State University smuralid@cse.psu.edu Lavanya Subramanian Carnegie Mellon University Isubrama@ece.cmu.edu Onur Mutlu Carnegie Mellon University onur@cmu.edu

Mahmut Kandemir Pennsylvania State University kandemir@cse.psu.edu Thomas Moscibroda Microsoft Research Asia moscitho@microsoft.com

#### https://www.youtube.com/watch?v=yEYEzFwAY9g

#### Fundamental Interference Control Techniques

**Goal:** to reduce/control inter-thread memory interference

- 1. Prioritization or request scheduling
- 2. Data mapping to banks/channels/ranks

3. Core/source throttling

4. Application/thread scheduling


### Fairness via Source Throttling

Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, and Yale N. Patt, "Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems" 15th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS),

pages 335-346, Pittsburgh, PA, March 2010. Slides (pdf)



## Many Shared Resources



#### SAFARI

### The Problem with "Smart Resources"

- Independent interference control mechanisms in caches, interconnect, and memory can contradict each other
- Explicitly coordinating mechanisms for different resources requires complex implementation
- How do we enable fair sharing of the entire memory system by controlling interference in a coordinated manner?


### Source Throttling: A Fairness Substrate

- Key idea: Manage inter-thread interference at the cores (sources), not at the shared resources
- Dynamically estimate unfairness in the memory system
- Feed back this information into a controller
- Throttle cores' memory access rates accordingly
  - Whom to throttle and by how much depends on performance target (throughput, fairness, per-thread QoS, etc)
  - E.g., if unfairness > system-software-specified target then throttle down core causing unfairness & throttle up core that was unfairly treated
- Ebrahimi et al., "Fairness via Source Throttling," ASPLOS'10, TOCS'12.

### Fairness via Source Throttling (FST)

- Two components (interval-based)
- Run-time unfairness evaluation (in hardware)
  - Dynamically estimates the unfairness (application slowdowns) in the memory system
  - Estimates which application is slowing down which other
- Dynamic request throttling (hardware or software)
  - Adjusts how aggressively each core makes requests to the shared resources
  - Throttles down request rates of cores causing unfairness
    - Limit miss buffers, limit injection rate

### Fairness via Source Throttling (FST) [ASPLOS'10]



## Dynamic Request Throttling

- Goal: Adjust how aggressively each core makes requests to the shared memory system
- Mechanisms:
  - Miss Status Holding Register (MSHR) quota
    - Controls the number of concurrent requests accessing shared resources from each application
  - Request injection frequency
    - Controls how often memory requests are issued to the last level cache from the MSHRs

## Dynamic Request Throttling

Throttling level assigned to each core determines both MSHR quota and request injection rate

|                          | Throttling level | MSHR quota | Request Injection Rate |
|--------------------------|------------------|------------|------------------------|
|                          | 100%             | 128        | Every cycle            |
|                          | 50%              | 64         | Every other cycle      |
|                          | 25%              | 32         | Once every 4 cycles    |
|                          | 10%              | 12         | Once every 10 cycles   |
|                          | 5%               | 6          | Once every 20 cycles   |
|                          | 4%               | 5          | Once every 25 cycles   |
|                          | 3%               | 3          | Once every 30 cycles   |
| Total # of<br>MSHRs: 128 | 2%               | 2          | Once every 50 cycles   |

## System Software Support

- Different fairness objectives can be configured by system software
  - Keep maximum slowdown in check
    - Estimated Max Slowdown < Target Max Slowdown</p>
  - Keep slowdown of particular applications in check to achieve a particular performance target
    - Estimated Slowdown(i) < Target Slowdown(i)</p>
- Support for thread priorities
  - Weighted Slowdown(i) =
     Estimated Slowdown(i) x Weight(i)

## Source Throttling Results: Takeaways

- Source throttling alone provides better performance than a combination of "smart" memory scheduling and fair caching
  - Decisions made at the memory scheduler and the cache sometimes contradict each other
- Neither source throttling alone nor "smart resources" alone provides the best performance
- Combined approaches are even more powerful
  - Source throttling and resource-based interference control

## Source Throttling: Ups and Downs

#### Advantages

- + Core/request throttling is easy to implement: no need to change the memory scheduling algorithm
- + Can be a general way of handling shared resource contention
- + Can reduce overall load/contention in the memory system

#### Disadvantages

- Requires slowdown estimations  $\rightarrow$  difficult to estimate
- Thresholds can become difficult to optimize
  - $\rightarrow$  throughput loss due to too much throttling
  - $\rightarrow$  can be difficult to find an overall-good configuration

## More on Source Throttling (I)

 Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, and Yale N. Patt, "Fairness via Source Throttling: A Configurable and High- Performance Fairness Substrate for Multi-Core Memory Systems"

Proceedings of the <u>15th International Conference on</u> <u>Architectural Support for Programming Languages and Operating</u> <u>Systems</u> (**ASPLOS**), pages 335-346, Pittsburgh, PA, March 2010. <u>Slides (pdf)</u>

#### Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems

Eiman Ebrahimi<sup>†</sup> Chang Joo Lee<sup>†</sup> Onur Mutlu<sup>§</sup> Yale N. Patt<sup>†</sup>

†Department of Electrical and Computer Engineering The University of Texas at Austin {ebrahimi, cjlee, patt}@ece.utexas.edu

§Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

#### **SAFARI**

## More on Source Throttling (II)

 Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, and Onur Mutlu, "HAT: Heterogeneous Adaptive Throttling for On-Chip Networks"

Proceedings of the <u>24th International Symposium on Computer</u> <u>Architecture and High Performance Computing</u> (**SBAC-PAD**), New York, NY, October 2012. <u>Slides (pptx) (pdf)</u>

#### **HAT: Heterogeneous Adaptive Throttling for On-Chip Networks**

Kevin Kai-Wei Chang, Rachata Ausavarungnirun, Chris Fallin, Onur Mutlu Carnegie Mellon University {kevincha, rachata, cfallin, onur}@cmu.edu



### More on Source Throttling (III)

 George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu, and Srinivasan Seshan,
 <u>"On-Chip Networks from a Networking Perspective:</u> <u>Congestion and Scalability in Many-core Interconnects"</u> *Proceedings of the <u>2012 ACM SIGCOMM Conference</u> (SIGCOMM)*, Helsinki, Finland, August 2012. <u>Slides (pptx)</u>

#### On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects

George Nychis†, Chris Fallin†, Thomas Moscibroda§, Onur Mutlu†, Srinivasan Seshan†

† Carnegie Mellon University
{gnychis,cfallin,onur,srini}@cmu.edu

§ Microsoft Research Asia moscitho@microsoft.com

#### SAFARI

### Fundamental Interference Control Techniques

**Goal:** to reduce/control interference

- 1. Prioritization or request scheduling
- 2. Data mapping to banks/channels/ranks
- 3. Core/source throttling

4. Application/thread scheduling


Idea: Pick threads that do not badly interfere with each other to be scheduled together on cores sharing the memory system


### Application-to-Core Mapping to Reduce Interference

- Reetuparna Das, Rachata Ausavarungnirun, Onur Mutlu, Akhilesh Kumar, and Mani Azimi,
   <u>"Application-to-Core Mapping Policies to Reduce Memory</u> <u>System Interference in Multi-Core Systems"</u>
   Proceedings of the <u>19th International Symposium on High-Performance</u> <u>Computer Architecture</u> (HPCA), Shenzhen, China, February 2013. <u>Slides (pptx)</u>
- Key ideas:
  - Cluster threads to memory controllers (to reduce across chip interference)
  - Isolate interference-sensitive (low-intensity) applications in a separate cluster (to reduce interference from high-intensity applications)
  - Place applications that benefit from memory bandwidth closer to the controller



## Multi-Core to Many-Core







#### **Multi-Core**

Many-Core


## Many-Core On-Chip Communication




# Problem: Spatial Task Scheduling




# Challenges in Spatial Task Scheduling



# Application-to-Core Mapping




# Step 1 — Clustering




**Inefficient data mapping to memory and caches** 

# Step 1 — Clustering




## System Performance



#### System performance improves by 17%

### Network Power



# More on App-to-Core Mapping

 Reetuparna Das, Rachata Ausavarungnirun, Onur Mutlu, Akhilesh Kumar, and Mani Azimi,
 "Application-to-Core Mapping Policies to Reduce Memory System Interference in Multi-Core Systems"
 Proceedings of the <u>19th International Symposium on High-Performance</u> Computer Architecture (HPCA), Shenzhen, China, February 2013. Slides (pptx)


#### Application-to-Core Mapping Policies to Reduce Memory System Interference in Multi-Core Systems

Reetuparna Das\* Rachata Ausavarungnirun† Onur Mutlu† Akhilesh Kumar‡ Mani Azimi‡ University of Michigan\* Carnegie Mellon University† Intel Labs‡


## Interference-Aware Thread Scheduling


- An example from scheduling in compute clusters (data centers)
- Data centers can be running virtual machines

# **Virtualized Cluster**




# **Conventional DRM Policies**





# Microarchitecture-level Interference

- VMs within a host compete for:
  - Shared cache capacity
  - Shared memory bandwidth




Can operating-system-level metrics capture the microarchitecture-level resource interference?

# **Microarchitecture Unawareness**


| VM   | Operating-system-level metrics |  | Microarchitecture-level metrics |                  |
|--|--------------------------------|--|---------------------------------|------------------|
|  | CPU Utilization                | Memory Capacity                                    | LLC Hit Ratio                   | Memory Bandwidth |
| Арр  | 92%                            | 369 MB   | 2%                              | 2267 MB/s        |
| Арр  | 93%                            | 348 MB   | 98%                             | 1 MB/s           |
| Host<br>Memory Capacity<br>VM<br>App<br>Cru<br>App<br>STREAM<br>App<br>gromacs<br>SAFARI |                                | Host<br>VM VM<br>App<br>Core0 Core1<br>ULC<br>DRAM |                                 |                  |

# **Impact on Performance**



269

# **Impact on Performance**




# **A-DRM: Architecture-aware DRM**

- <u>Goal</u>: Take into account microarchitecture-level shared resource interference
  - Shared cache capacity
  - Shared memory bandwidth

### • Key Idea:

- Monitor and detect microarchitecture-level shared resource interference
- Balance microarchitecture-level resource usage across cluster to minimize memory interference while maximizing system performance

# **A-DRM: Architecture-aware DRM**



# More on Architecture-Aware DRM

 Hui Wang, Canturk Isci, Lavanya Subramanian, Jongmoo Choi, Depei Qian, and Onur Mutlu,
 "A-DRM: Architecture-aware Distributed Resource Management of Virtualized Clusters"
 Proceedings of the <u>11th ACM SIGPLAN/SIGOPS International</u> Conference on Virtual Execution Environments (VEE), Istanbul, Turkey, March 2015.
 [Slides (pptx) (pdf)]

### A-DRM: Architecture-aware Distributed Resource Management of Virtualized Clusters

Hui Wang<sup>†\*</sup>, Canturk Isci<sup>‡</sup>, Lavanya Subramanian<sup>\*</sup>, Jongmoo Choi<sup>‡\*</sup>, Depei Qian<sup>†</sup>, Onur Mutlu<sup>\*</sup>
<sup>†</sup>Beihang University, <sup>‡</sup>IBM Thomas J. Watson Research Center, <sup>\*</sup>Carnegie Mellon University, <sup>‡</sup>Dankook University
{hui.wang, depeiq}@buaa.edu.cn, canturk@us.ibm.com, {lsubrama, onur}@cmu.edu, choijm@dankook.ac.kr

## Interference-Aware Thread Scheduling

### Advantages

+ Can eliminate/minimize interference by scheduling "symbiotic applications" together (as opposed to just managing the interference)

+ Less intrusive to hardware (less need to modify the hardware resources)

- Disadvantages and Limitations
  - -- High overhead to migrate threads and data between cores and machines
  - -- Does not work (well) if all threads are similar and they interfere

# Summary

Summary: Fundamental Interference Control Techniques

**Goal:** to reduce/control interference

- 1. Prioritization or request scheduling
- 2. Data mapping to banks/channels/ranks
- 3. Core/source throttling
- 4. Application/thread scheduling

Best is to combine all. How would you do that?

### Summary: Memory QoS Approaches and Techniques

- Approaches: Smart vs. dumb resources
  - Smart resources: QoS-aware memory scheduling
  - Dumb resources: Source throttling; channel partitioning
  - Both approaches are effective at reducing interference
  - No single best approach for all workloads
- Techniques: Request/thread scheduling, source throttling, memory partitioning
  - All approaches are effective at reducing interference
  - Can be applied at different levels: hardware vs. software
  - No single best technique for all workloads
- Combined approaches and techniques are the most powerful
  - Integrated Memory Channel Partitioning and Scheduling [MICRO'11]

## Summary: Memory Interference and QoS

- QoS-unaware memory → uncontrollable and unpredictable system
- Providing QoS awareness improves performance, predictability, fairness, and utilization of the memory system
- Discussed many new techniques to:
  - Minimize memory interference
  - Provide predictable performance
- Many new research ideas needed for integrated techniques and closing the interaction with software

## What Did We Not Cover?

- Prefetch-aware shared resource management
- DRAM-controller co-design
- Cache interference management
- Interconnect interference management
- Write-read scheduling
- DRAM designs to reduce interference
- Interference issues in near-memory processing

# What the Future May Bring


- Memory QoS techniques for heterogeneous SoC systems
  - Many accelerators, processing in/near memory, better predictability, higher performance
- Combinations of memory QoS/performance techniques
   E.g., data mapping and scheduling
- Fundamentally more intelligent designs that use machine learning
- Real prototypes

## SoftMC: Open Source DRAM Infrastructure

Hasan Hassan et al., "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies," HPCA 2017.

- Flexible
- Easy to Use (C++ API)
- Open-source

github.com/CMU-SAFARI/SoftMC





### <u>https://github.com/CMU-SAFARI/SoftMC</u>

### SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies

Hasan Hassan<sup>1,2,3</sup> Nandita Vijaykumar<sup>3</sup> Samira Khan<sup>4,3</sup> Saugata Ghose<sup>3</sup> Kevin Chang<sup>3</sup> Gennady Pekhimenko<sup>5,3</sup> Donghyuk Lee<sup>6,3</sup> Oguz Ergin<sup>2</sup> Onur Mutlu<sup>1,3</sup>

<sup>1</sup>ETH Zürich <sup>2</sup>TOBB University of Economics & Technology <sup>3</sup>Carnegie Mellon University <sup>4</sup>University of Virginia <sup>5</sup>Microsoft Research <sup>6</sup>NVIDIA Research