Flash-Cosmos

In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez Luna, Myungsuk Kim, and Onur Mutlu

Published at MICRO 2022

Rakesh Nadig 11th November 2022









Executive Summary

• **Background:** Bulk bitwise operations are widely used in many important data-intensive applications, e.g., databases, graph processing, cryptography etc.

· Problem:

- Performance and energy efficiency of bulk bitwise operations are bottlenecked by
 1) data movement between storage and the compute unit in traditional systems and in-storage processing (ISP)
 - 2) data sensing (serial reading of operands) in prior in-flash processing (IFP) techniques
- Prior IFP techniques provide low reliability during computation
- **Goal:** Improve performance, energy efficiency and reliability of bulk bitwise operations in in-flash processing
- **Key Idea:** Flash-Cosmos (Flash-Computation with One-Shot Multi-Operand Sensing) is an in-flash processing technique that is based on two key ideas:
 - Multi-Wordline Sensing (MWS): Enables multi-operand bulk bitwise operations with a single sensing (read) operation
 - Enhanced SLC-mode Programming (ESP): Increases the voltage margin between the erased and programmed states to provide higher reliability during in-flash computation
- Key Results: Flash-Cosmos is evaluated using 160 real 3D NAND flash chips and with a state-of-the-art SSD simulator on three real-world workloads
 - Flash-Cosmos improves the performance and energy efficiency by 3.5x and 3.3x over state-of-the-art IFP technique while providing high reliability during computation



Talk Outline

Motivation

Background


Flash-Cosmos

Evaluation

Summary

SAFARI

Bulk Bitwise Operations



Bulk Bitwise Operations

Hyper-dimensional Computing

Databases

(database queries and indexing)

Data movement between compute units and the memory hierarchy significantly affects the performance of bulk bitwise operations


Set Operations

Genome Analysis

Graph Processing


Data-Movement Bottleneck

Conventional systems perform outside-storage processing (OSP)
after moving the data to host CPU through the memory hierarchy



External I/O bandwidth of storage systems is the main bottleneck for data movement in OSP

NDP for Bulk Bitwise Operations




- [1] Aga+, "Compute Caches," HPCA, 2017
- [2] Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO, 2017
- [3] Li+, "Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories," DAC, 2016
- [4] Gu+, "Biscuit: A Framework for Near-Data Processing of Big Data Workloads," ISCA, 2016
- [5] Gao+, "ParaBit: Processing Parallel Bitwise Operations in NAND Flash Memory Based SSDs," MICRO, 2021




In-Storage Processing (ISP)

- ISP performs computation using an in-storage computation unit (embedded cores or FPGA)
- ISP reduces external data movement by transferring only the computation results to the host




In-Storage Processing (ISP)

- ISP performs computation using the in-storage computation unit
- ISP reduces external data movement by transferring only the computation results to the host




In-Flash Processing (IFP)

- IFP performs computation within the flash chips as the data operands are being read serially
- IFP reduces the internal data movement bottleneck in storage by transferring only the computation results to the in-storage computation unit




• State-of-the-art IFP technique [1] performs bulk bitwise operations by controlling the latching circuit of the page buffer






• State-of-the-art IFP technique performs bulk bitwise operations by controlling the latching circuit of the page buffer






 State-of-the-art IFP technique performs bulk bitwise operations by controlling the latching circuit of the page buffer






 State-of-the-art IFP technique performs bulk bitwise operations by controlling the latching circuit of the page buffer



• State-of-the-art IFP technique performs bulk bitwise operations by controlling the latching circuit of the page buffer


NAND Flash Chip

Serial data sensing is the bottleneck in in-flash processing techniques






- NAND Flash memory suffers from high raw-bit error rate due to many sources of disturbances
- ECC and data-randomization techniques are used to improve the reliability of flash memory
- Prior IFP approaches cannot leverage ECC and data-randomization techniques as computation is performed within the flash chips during data sensing






 Prior IFP approaches suffer from erroneous computation results due to high raw-bit error rate of NAND flash memory






 Prior IFP approaches suffer from erroneous computation results due to high raw-bit error rate of NAND flash memory





 Prior IFP approaches suffer from erroneous computation results due to high raw-bit error rate of NAND flash memory





 Prior IFP approaches suffer from erroneous computation results due to high raw-bit error rate of NAND flash memory

NAND Flash Chip

Prior IFP techniques require the application to be highly error-tolerant



Our Goal


Address the bottleneck of state-of-the-art IFP techniques (serial sensing of operands)

Make IFP reliable (provide accurate computation results)



Our Proposal

- Flash-Cosmos
 - Enables Computation on multiple operands using a single sensing operation
 - Provides high reliability during in-flash computation





Talk Outline

Motivation

Background

Flash-Cosmos


Evaluation

Summary

SAFARI

NAND Flash Basics: A Flash Cell

 A flash cell stores data by adjusting the amount of charge in the cell




Operates as a resistor

Operates as an open switch

NAND Flash Basics: A NAND String


• A set of flash cells are serially connected to form a NAND

String




NAND Flash Basics: Read Mechanism

NAND flash memory reads data by checking the bitline current




NAND Flash Basics: Read Mechanism

NAND flash memory reads data by checking the bitline current




NAND Flash Basics: Read Mechanism

NAND flash memory reads data by checking the bitline




NAND Flash Basics: A NAND Flash Block

NAND strings connected to different bitlines comprise a NAND block




NAND Flash Basics: Block Organization

A large number of blocks share the same bitlines



Similarity to Digital Logic Gates


A large number of blocks share the same bitlines





Similarity to Digital Logic Gates

A large number of blocks share the same bitlines.



Talk Outline

Motivation

Background

Flash-Cosmos

Evaluation

Summary

SAFARI


Flash-Cosmos: Overview



Enables in-flash bulk bitwise operations on multiple operands with a *single* sensing operation using Multi-Wordline Sensing (MWS)


Multi-Wordline Sensing (MWS): Bitwise AND

- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




Multi-Wordline Sensing (MWS): Bitwise AND

- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




SAFARI


- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




 Intra-Block MWS: Simultaneously activates multiple WLs in the same block



- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




 Intra-Block MWS: Simultaneously activates multiple WLs in the same block






- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs


Flash-Cosmos (Intra-Block MWS) enables bitwise AND of multiple pages in the same block via a single sensing operation




- Inter-Block MWS: Simultaneously activates multiple WLs in different blocks
 - Bitwise OR of the stored data in the WLs



- Inter-Block MWS: Simultaneously activates multiple WLs in different blocks
 - Bitwise OR of the stored data in the WLs




 Inter-Block MWS: Simultaneously activates multiple WLs in different blocks




19

- Inter-Block MWS: Simultaneously activates multiple WLs in different blocks
 - Bitwise OR of the stored data in the WLs




 Inter-Block MWS: Simultaneously activates multiple WLs in different blocks




- Inter-Block MWS: Simultaneously activates multiple WLs in different blocks
 - Bitwise OR of the stored data in the WLs

Flash-Cosmos (Inter-Block MWS) enables bitwise OR of multiple pages in different blocks via a single sensing operation




 BL_3

Supporting Other Bitwise Operations




Bitwise NOT

Exploit Inverse Read^[1] which is supported in modern NAND flash memory for copy-back operations



Bitwise NAND/ NOR

Use Inverse Read operation with bitwise AND/OR operation



Bitwise XOR/XNOR

Use XOR between the latches^[2] which is also supported in NAND flash memory



[1] Lee+, "High-Performance 1-Gb-NAND Flash Memory with 0.12-µm Technology," JSSC, 2002

[2] Kim+, "A 512-Gb 3-b/Cell 64-Stacked WL 3-D-NAND Flash Memory," JSSC, 2018

Flash-Cosmos: Overview




Enables in-flash bulk bitwise operations on multiple operands with a single sensing operation using Multi-Wordline Sensing (MWS)




Increases the reliability of in-flash bulk bitwise operations by using Enhanced SLC-mode Programming (ESP)

- SLC-mode programming provides a large voltage margin between the erased and programmed states
- SLC-mode programming is still highly error-prone without the use of ECC and data-randomization





- ESP further increases the voltage margin between the erased and programmed states
- A wider voltage margin between the two states improves reliability by making the cells less vulnerable to errors
- Perform additional steps in the incremental step pulse programming (ISPP) scheme to increase the voltage margin





- ESP increases the voltage margin between the erased and programmed states
- A wider voltage margin between the two states improves reliability during data sensing by making the cells less vulnerable to errors

ESP improves the reliability of in-flash computation without the use of ECC or data-randomization techniques




- ESP increases the voltage margin between the erased and programmed states
- A wider voltage margin between the two states improves reliability during data sensing by making the cells less vulnerable to errors

ESP can improve the reliability of prior in-flash processing techniques as well



New Flash Commands


Three new commands to support Flash-Cosmos



- MWS command to be used for,
 - Intra- and inter-block MWS
 - Inverse read
 - Accumulation of results of all reads
- ISCM command slot allows the flash controller to turn on/off four features,
 - Inverse-read mode (I)
 - Sensing-latch (S-latch) initialization (S)
 - Cache-latch (C-latch) initialization (C)
 - Move data from S-latch to C-latch (M)


New NAND Commands

Three new commands to support Flash-Cosmos




- Page Bitmap (PBM) to specify the WLs to be activated for MWS operations
- Four address slots for inter-block MWS command
- ESP command works like a regular program command
- **XOR command** performs bitwise XOR between the sensing and cache latches and stores the result in C-latch

$${A_1 + (B_1 \bullet B_2 \bullet B_3 \bullet B_4)} \bullet (C_1 + C_3) \bullet (D_2 + D_4)$$




$${A_1 + (B_1 \bullet B_2 \bullet B_3 \bullet B_4)} \bullet (C_1 + C_3) \bullet (D_2 + D_4)$$




Bit vectors **C**_i and **D**_i are programmed with their inverse data for the bitwise **OR** operation

$${A_1 + (B_1 \bullet B_2 \bullet B_3 \bullet B_4)} \bullet (C_1 + C_3) \bullet (D_2 + D_4)$$




Issue an MWS command for $(C_1+C_3) \cdot (D_2+D_4)$ by enabling inverse-read mode and initialization of sensing and cache latches

$$\{A_1 + (B_1 \bullet B_2 \bullet B_3 \bullet B_4)\} \bullet (C_1 + C_3) \bullet (D_2 + D_4)$$



Issue an MWS command for $\{A_1+(B_1 \bullet B_2 \bullet B_3 \bullet B_4)\}$ while disabling the inverse-read mode and initialization of both latches

$${A_1 + (B_1 \bullet B_2 \bullet B_3 \bullet B_4)} \bullet (C_1 + C_3) \bullet (D_2 + D_4)$$



By disabling the initialization of latches, the result of the two MWS commands are accumulated in sensing and cache latches

Talk Outline

Motivation

Background

Flash-Cosmos

Evaluation

Summary

Evaluation Methodology

We evaluate Flash-Cosmos using

160 real state-of-the-art 3D NAND flash chips



Real Device Characterization

 We validate the feasibility, performance, and reliability of Flash-Cosmos

- 160 48-layer 3D TLC NAND flash chips
 - 3,686,400 tested wordlines

- Under worst-case operating conditions
 - 1-year retention time at 10K P/E cycles
 - Worst-case data patterns

Results: Real-Device Characterization

Both intra- and inter-block MWS operations require no changes to the cell array of commodity NAND flash chips

Both MWS operations can activate multiple WLs (intra: up to 48, inter: up to 4) at the same time with small increase in sensing latency (< 10%)

ESP significantly improves the reliability of computation results (zero bit error in the tested flash cells)

Evaluation Methodology

We evaluate Flash-Cosmos using

160 real state-of-the-art 3D NAND flash chips

Three real-world applications that perform bulk bitwise operations

Evaluation with real-world workloads

Simulation

• MQSim [Tavakkol+, FAST'18] to model the performance of Flash-Cosmos and the baselines


Workloads

- Three real-world applications that heavily rely on bulk bitwise operations
- Bitmap Indices (BMI): Bitwise AND of up to $\sim 1,000$ operands
- Image Segmentation (IMS): Bitwise AND of 3 operands
- *k*-clique star listing (KCS): Bitwise OR of up to 32 operands

Baselines

- Outside-Storage Processing (OSP): a multi-core CPU (Intel i7 11700K)
- In-Storage Processing (ISP): an in-storage hardware accelerator
- ParaBit [Gao+, MICRO'21]: the state-of-the-art in-flash processing (IFP) mechanism

Results: Performance & Energy



Flash-Cosmos provides significant performance & energy benefits over all the baselines

Performance and energy benefits only increase with more number of operands

More in the Paper

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park^{§∇} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§] Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

§ETH Zürich [∇]POSTECH [†]LIRMM, Univ. Montpellier, CNRS [‡]Kyungpook National University



https://arxiv.org/abs/2209.05566.pdf



Talk Outline

Motivation

Background

Flash-Cosmos

Evaluation of Flash-Cosmos and Key Results

Summary

SAFARI

Flash-Cosmos: Summary



First work to enable multi-operand bulk bitwise operations with a single sensing operation and high reliability



Improves performance by 3.5x/25x/32x on average over ParaBit/ISP/OSP



Improves energy efficiency by 3.3x/13.4x/95x on average over ParaBit/ISP/OSP



Low-cost & requires no changes to flash cell arrays



Flash-Cosmos

In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez Luna, Myungsuk Kim, and Onur Mutlu

Published at MICRO 2022

Rakesh Nadig 09th November 2022












BACKUP SLIDES

NAND Flash Programming











Outside-Storage Processing (OSP)

- Moves every operand from the storage to the compute unit (CPU/GPU) for computation
- Performs the computation and writes the results back to the SSD






OSP: Outside-Storage Processing

Outside-Storage Processing (OSP)

- Moves every operand from the storage to the compute unit (CPU/GPU) for computation
- Performs the computation and writes the results back to the SSD

Outside-Storage Processing is bottlenecked by data movement between the compute unit and SSD (SSD external bandwidth)



Bottleneck: External I/O
OSP: Outside-Storage Processing

Outside-Storage Processing (OSP)

- Moves every operand from the storage to the compute unit (CPU/GPU) for computation
- Performs the computation and writes the results back to the SSD


Near-Data Processing (NDP)


- ✓ moves computation closer to where the data resides
- ✓ is a promising approach to mitigate data movement



In-Storage Processing (ISP)

- Reads the operands from the NAND flash chips to the SSD Controller in a serial manner
- Performs the computation in the SSD controller
- Moves the computation result to the host






ISP: In-Storage Processing

In-Storage Processing (ISP)

- Reads the operands from the NAND flash chips to the SSD Controller in a serial manner
- Performs the computation in the SSD controller
- Moves the computation result to the host

In-Storage Processing is bottlenecked by data movement between NAND flash memory and SSD controller (SSD internal bandwidth)







ISP: In-Storage Processing

In-Flash Processing (IFP)

- Performs computation within the NAND flash chips
- Moves only the computation results from the NAND flash chips to the SSD controller and host






IFP: In-Flash Processing

In-Flash Processing (IFP)

- Performs computation within the NAND flash chips
- Moves only the computation results from the NAND flash chips to the SSD controller and host



In-Flash Processing significantly **reduces data movement** compared to OSP and ISP



Bottleneck: Sensing

IFP: In-Flash Processing




In-Flash Processing (IFP)

- Performs computation within the NAND flash chips
- Moves only the computation results from the NAND flash chips to the SSD controller and host




In-Flash Processing is bottlenecked by data sensing



Bottleneck: Sensing


IFP: In-Flash Processing

Overview of three computation approaches




In-Flash processing significantly reduces data movement


NAND Flash Organization



- NAND flash read mechanism consists of three steps:
 - 1) Precharge 2) Evaluation 3) Discharge




Precharge




Enable precharge transistor M_{PRE} to charge all target BLs and their sense-out capacitors (C_{SO}) to V_{PRE}

Evaluation




Evaluation



Disconnect the BLs from V_{PRE} and enable the latching circuit




Evaluation




If $V_{TH} \le V_{REF}$, the charge in C_{SO} quickly flows through the NAND string (Sensed as 1)

Evaluation




If $V_{TH} > V_{REF}$, the target cell blocks the BL discharge current (Sensed as 0)

Discharge




Bitlines are discharged to return the NAND string to its initial state for future operations

Latching circuit during read operation




Charge in C_{SO} quickly flows through the NAND string making V_{SO} = 0 and V_{OUT} = 1

Latching circuit during read operation




If $V_{TH} > V_{REF}$, C_{SO} cannot discharge due to the target cell acting as an open switch, leading to $V_{SO} = 1$ and $V_{OUT} = 0$

Latching circuit during inverse read operation



Charge in C_{SO} quickly flows through the NAND string making I_{SO} = 0 and I_{OUT} = 1

Latching circuit during inverse read operation



If $V_{TH} > V_{REF}$, C_{SO} cannot discharge due to the target cell acting as an open switch, leading to $I_{SO} = 1$ and $I_{OUT} = 0$