Computer Architecture Lecture 26: GPU Programming

Dr. Juan Gómez Luna Prof. Onur Mutlu ETH Zürich Fall 2022 06 January 2023

Agenda for Today

- GPU as an accelerator
 - Program structure
 - Bulk synchronous programming model
 - Memory hierarchy and memory management
 - Performance considerations
 - Memory access
 - SIMD utilization
 - Atomic operations
 - Data transfers
- Collaborative computing

Recommended Readings

- CUDA Programming Guide
 - https://docs.nvidia.com/cuda/cuda-c-programmingguide/index.html
- Hwu and Kirk, "Programming Massively Parallel Processors," Third Edition, 2017

An Example GPU

Recall: NVIDIA GeForce GTX 285


- NVIDIA-speak:
 - 240 stream processors
 - "SIMT execution"




- 30 cores
- 8 SIMD functional units per core



NVIDIA GeForce GTX 285 "core"




NVIDIA GeForce GTX 285 "core"




- Groups of 32 threads share instruction stream (each group is a Warp)
- Up to 32 warps are simultaneously interleaved
- Up to 1024 thread contexts can be stored

NVIDIA GeForce GTX 285



Recall: Evolution of NVIDIA GPUs



Recall: NVIDIA V100

- NVIDIA-speak:
 - 5120 stream processors
 - "SIMT execution"



- Generic speak:
 - 80 cores
 - 64 SIMD functional units per core
 - Specialized Functional Units for Machine Learning (tensor "cores" in NVIDIA-speak)

Recall: NVIDIA V100 Block Diagram




https://devblogs.nvidia.com/inside-volta/

80 cores on the V100

Recall: NVIDIA V100 Core



15.7 TFLOPS Single Precision7.8 TFLOPS Double Precision125 TFLOPS for Deep Learning (Tensor "cores")




Food for Thought

- What is the main bottleneck in GPU programs?
- "Tensor cores":
 - Can you think about other operations than matrix multiplication?
 - What other applications could benefit from specialized cores?
- Compare and contrast GPUs vs other accelerators (e.g., systolic arrays)
 - Which one is better for machine learning?
 - Which one is better for image/vision processing?
 - What types of parallelism each one exploits?
 - What are the tradeoffs?


Recall: Latency Hiding via Warp-Level FGMT

- Warp: A set of threads that execute the same instruction (on different data elements)
- Fine-grained multithreading
 - One instruction per thread in pipeline at a time (No interlocking)
 - Interleave warp execution to hide latencies
- Register values of all threads stay in register file
- FGMT enables long latency tolerance
 - Millions of pixels




Recall: Warp Execution

32-thread warp executing ADD A[tid], B[tid] → C[tid]




Recall: SIMD Execution Unit Structure



Recall: Warp Instruction Level Parallelism

Can overlap execution of multiple instructions

- Example machine has 32 threads per warp and 8 lanes
- Completes 24 operations/cycle while issuing 1 warp/cycle



Slide credit: Krste Asanovic

Clarification of some GPU Terms

Generic Term	NVIDIA Term	AMD Term	Comments
Vector length	Warp size	Wavefront size	Number of threads that run in parallel (lock-step) on a SIMD functional unit
Pipelined functional unit / Scalar pipeline	Streaming processor / CUDA core	-	Functional unit that executes instructions for one GPU thread
SIMD functional unit / SIMD pipeline	Group of N streaming processors (e.g., N=8 in GTX 285, N=16 in Fermi)	Vector ALU	SIMD functional unit that executes instructions for an entire warp
GPU core	Streaming multiprocessor	Compute unit	It contains one or more warp schedulers and one or several SIMD pipelines

GPU Programming

Recall: Vector Processor Disadvantages

- -- Works (only) if parallelism is regular (data/SIMD parallelism)
 - ++ Vector operations
 - -- Very inefficient if parallelism is irregular
 - -- How about searching for a key in a linked list?

To program a vector machine, the compiler or hand coder must make the data structures in the code fit nearly exactly the regular structure built into the hardware. That's hard to do in first place, and just as hard to change. One tweak, and the low-level code has to be rewritten by a very smart and dedicated programmer who knows the hardware and often the subtleties of the application area. Often the rewriting is

General Purpose Processing on GPU


- Easier programming of SIMD processors with SPMD
 - GPUs have democratized High Performance Computing (HPC)
 - Great FLOPS/\$, massively parallel chip on a commodity PC
- Many workloads exhibit inherent parallelism
 - Matrices
 - Image processing
 - Deep neural networks
- However, this is not for free
 - New programming model
 - Algorithms need to be re-implemented and rethought
- Still some bottlenecks
 - CPU-GPU data transfers (PCIe, NVLINK)
 - DRAM memory bandwidth (GDDR5, GDDR6, HBM2)
 - Data layout

CPU vs. GPU

Different design philosophies


CPU: A few out-of-order cores

GPU: Many in-order FGMT cores




GPU Computing

- Computation is offloaded to the GPU
- Three steps
 - CPU-GPU data transfer (1)
 - GPU kernel execution (2)
 - GPU-CPU data transfer (3)



Traditional Program Structure

- CPU threads and GPU kernels
 - Sequential or modestly parallel sections on CPU
 - Massively parallel sections on GPU



Recall: SPMD


- Single procedure/program, multiple data
 - This is a programming model rather than computer organization
- Each processing element executes the same procedure, except on different data elements
 - Procedures can synchronize at certain points in program, e.g. barriers
- Essentially, multiple instruction streams execute the same program
 - Each program/procedure 1) works on different data, 2) can execute a different control-flow path, at run-time
 - Many scientific applications are programmed this way and run on MIMD hardware (multiprocessors)
 - Modern GPUs programmed in a similar way on a SIMD hardware

CUDA/OpenCL Programming Model


- SIMT or SPMD
- Bulk synchronous programming
 - Global (coarse-grain) synchronization between kernels
- The host (typically CPU) allocates memory, copies data, and launches kernels
- The device (typically GPU) executes kernels
 - Grid (NDRange)
 - Block (work-group)
 - Within a block, shared memory, and synchronization
 - Thread (work-item)

Transparent Scalability

Hardware is free to schedule thread blocks



Memory Hierarchy



Traditional Program Structure in CUDA

Function prototypes

```
float serialFunction(...);
__global___ void kernel(...);
```

- main()
 - 1) Allocate memory space on the device cudaMalloc(&d in, bytes);
 - □ 2) Transfer data from host to device cudaMemCpy(d_in, h_in, ...);
 - 3) Execution configuration setup: #blocks and #threads
 - 4) Kernel call kernel << execution configuration >>> (args...);
 - 5) Transfer results from device to host cudaMemCpy(h_out, d_out, ...);
- Kernel __global__ void kernel(type args,...)
 - Automatic variables transparently assigned to registers
 - Shared memory: __shared__
 - Intra-block synchronization: __syncthreads();

Slide credit: Hwu & Kirk

repeat

CUDA Programming Language

Memory allocation

```
cudaMalloc((void**)&d in, #bytes);
```

Memory copy

```
cudaMemcpy(d in, h in, #bytes, cudaMemcpyHostToDevice);
```

Kernel launch

```
kernel<<< #blocks, #threads >>>(args);
```

Memory deallocation

```
cudaFree(d in);
```

Explicit synchronization

```
cudaDeviceSynchronize();
```

Indexing and Memory Access

- Images are 2D data structures
 - height x width
 - □ Image[j][i], where $0 \le j < \text{height}$, and $0 \le i < \text{width}$





Image Layout in Memory


- Row-major layout
- Image[j][i] = Image[j x width + i]






Indexing and Memory Access: 1D Grid

- One GPU thread per pixel
- Grid of Blocks of Threads
 - □ gridDim.x, blockDim.x
 - □ blockIdx.x, threadIdx.x






Indexing and Memory Access: 2D Grid

2D blocks


□ gridDim.x, gridDim.y



Image[3][1] = Image[3 * 8 + 1]


Brief Review of GPU Architecture (I)


- Streaming Processor Array
 - □ Tesla architecture (G80/GT200)



Brief Review of GPU Architecture (II)

- Streaming Multiprocessors (SM)
 - Streaming Processors (SP)
- Blocks are divided into warps
 - SIMD unit (32 threads)





NVIDIA Fermi architecture

Brief Review of GPU Architecture (III)

- Streaming Multiprocessors (SM) or Compute Units (CU)
 - SIMD pipelines
- Streaming Processors (SP) or CUDA "cores"
 - Vector lanes
- Number of SMs x SPs across generations
 - □ Tesla (2007): 30 x 8
 - Fermi (2010): 16 x 32
 - Kepler (2012): 15 x 192
 - Maxwell (2014): 24 x 128
 - Pascal (2016): 56 x 64
 - Volta (2017): 80 x 64

Performance Considerations


Performance Considerations

- Main bottlenecks
 - Global memory access
 - CPU-GPU data transfers
- Memory access
 - Latency hiding
 - Occupancy
 - Memory coalescing
 - Data reuse
 - Shared memory usage
- SIMD (Warp) Utilization: Divergence
- Atomic operations: Serialization
- Data transfers between CPU and GPU
 - Overlap of communication and computation

Memory Access

Latency Hiding

- FGMT can hide long latency operations (e.g., memory accesses)
- Occupancy: ratio of active warps




Occupancy


- SM resources (typical values)
 - Maximum number of warps per SM (64)
 - Maximum number of blocks per SM (32)
 - Register usage (256KB)
 - Shared memory usage (64KB)
- Occupancy calculation
 - Number of threads per block (defined by the programmer)
 - Registers per thread (known at compile time)
 - Shared memory per block (defined by the programmer)

Memory Coalescing

- When accessing global memory, we want to make sure that concurrent threads access nearby memory locations
- Peak bandwidth utilization occurs when all threads in a warp access one cache line





Uncoalesced Memory Accesses



Coalesced Memory Accesses

Access direction in Kernel code






AoS vs. SoA

Array of Structures vs. Structure of Arrays

```
struct foo{
                float a[8];
Structure of
                float b[8];
  Arrays
                float c[8];
  (SoA)
                int d[8];
               } A;
               struct foo{
                float a:
 Array of
                float b;
Structures
                float c;
  (AoS)
                int d;
               } A[8];
```

CPUs Prefer AoS, GPUs Prefer SoA

Linear and strided accesses




AMD Kaveri A10-7850K

Sung+, "DL: A data layout transformation system for heterogeneous computing," INPAR 2012

Data Reuse


Same memory locations accessed by neighboring threads



```
for (int i = 0; i < 3; i++) {
    for (int j = 0; j < 3; j++) {
        sum += gauss[i][j] * Image[(i+row-1)*width + (j+col-1)];
    }
}</pre>
```

Data Reuse: Tiling

 To take advantage of data reuse, we divide the input into tiles that can be loaded into shared memory



```
__shared__ int l_data[(L_SIZE+2)*(L_SIZE+2)];
...


Load tile into shared memory
__syncthreads();
for (int i = 0; i < 3; i++) {
   for (int j = 0; j < 3; j++) {
      sum += gauss[i][j] * l_data[(i+l_row-1)*(L_SIZE+2)+j+l_col-1];
   }
}</pre>
```

Shared Memory

- Shared memory is an interleaved (banked) memory
 - Each bank can service one address per cycle
- Typically, 32 banks in NVIDIA GPUs
 - Successive 32-bit words are assigned to successive banks
 - Bank = Address % 32
- Bank conflicts are only possible within a warp
 - No bank conflicts between different warps

Shared Memory Bank Conflicts (I)

Bank conflict free





Linear addressing: stride = 1

Random addressing 1:1

Shared Memory Bank Conflicts (II)

N-way bank conflicts





2-way bank conflict: stride = 2

8-way bank conflict: stride = 8


Reducing Shared Memory Bank Conflicts

- Bank conflicts are only possible within a warp
 - No bank conflicts between different warps
- If strided accesses are needed, some optimization techniques can help
 - Padding
 - Randomized mapping
 - Rau, "Pseudo-randomly interleaved memory," ISCA 1991
 - Hash functions
 - V.d.Braak+, "Configurable XOR Hash Functions for Banked Scratchpad Memories in GPUs," IEEE TC, 2016

SIMD Utilization

Control Flow Problem in GPUs/SIMT

- A GPU uses a SIMD pipeline to save area on control logic
 - Groups scalar threads into warps
- Branch divergence occurs when threads inside warps branch to different execution paths




This is the same as conditional/predicated/masked execution. Recall the Vector Mask and Masked Vector Operations?

SIMD Utilization

Intra-warp divergence


```
Compute(threadIdx.x);
if (threadIdx.x % 2 == 0) {
   Do_this(threadIdx.x);
}
else{
   Do_that(threadIdx.x);
}
```




Increasing SIMD Utilization

Divergence-free execution

```
Compute(threadIdx.x);
if (threadIdx.x < 32) {
   Do_this(threadIdx.x * 2);
}
else{
   Do_that((threadIdx.x%32)*2+1);
}</pre>
```



Vector Reduction: Naïve Mapping (I)



Vector Reduction: Naïve Mapping (II)


Program with low SIMD utilization

```
__shared__ float partialSum[]
unsigned int t = threadIdx.x;

for (int stride = 1; stride < blockDim.x; stride *= 2) {
    __syncthreads();
    if (t % (2*stride) == 0)
        partialSum[t] += partialSum[t + stride];
}</pre>
```

Divergence-Free Mapping (I)

All active threads belong to the same warp



Divergence-Free Mapping (II)

Program with high SIMD utilization

```
__shared__ float partialSum[]
unsigned int t = threadIdx.x;

for (int stride = blockDim.x; stride > 1; stride >> 1){
    __syncthreads();
    if (t < stride)
        partialSum[t] += partialSum[t + stride];
}</pre>
```

Atomic Operations

Shared Memory Atomic Operations

- Atomic Operations are needed when threads might update the same memory locations at the same time
- CUDA: int atomicAdd(int*, int);
- PTX: atom.shared.add.u32 %r25, [%rd14], %r24;
- SASS:

Tesla, Fermi, Kepler

```
/*00a0*/ LDSLK P0, R9, [R8];
/*00a8*/ @P0 IADD R10, R9, R7;
/*00b0*/ @P0 STSCUL P1, [R8], R10;
/*00b8*/ @!P1 BRA 0xa0;
```


Maxwell, Pascal, Volta


```
/*01f8*/ ATOMS.ADD RZ, [R7], R11;
```

Native atomic operations for 32-bit integer, and 32-bit and 64-bit atomicCAS

Atomic Conflicts


- We define the intra-warp conflict degree as the number of threads in a warp that update the same memory position
- The conflict degree can be between 1 and 32






Histogram Calculation

 Histograms count the number of data instances in disjoint categories (bins)




Histogram Calculation of Natural Images


Frequent conflicts in natural images



Optimizing Histogram Calculation

Privatization: Per-block sub-histograms in shared memory





Data Transfers between CPU and GPU


Data Transfers

- Synchronous and asynchronous transfers
- Streams (Command queues)
 - Sequence of operations that are performed in order
 - CPU-GPU data transfer
 - Kernel execution
 - □ D input data instances, B blocks
 - GPU-CPU data transfer
 - Default stream



Asynchronous Transfers

- Computation divided into nStreams
 - D input data instances, B blocks
 - nStreams
 - D/nStreams data instances
 - B/nStreams blocks



Estimates

$$t_E + \frac{t_T}{nStreams}$$


$$t_E >= t_T$$
 (dominant kernel)

$$t_T + \frac{t_E}{nStreams}$$

 $t_T > t_E$ (dominant transfers)

Overlap of Communication and Computation

- Applications with independent computation on different data instances can benefit from asynchronous transfers
- For instance, video processing



Summary

- GPU as an accelerator
 - Program structure
 - Bulk synchronous programming model
 - Memory hierarchy and memory management
 - Performance considerations
 - Memory access
 - □ Latency hiding: occupancy (TLP)
 - Memory coalescing
 - Data reuse: shared memory
 - SIMD utilization
 - Atomic operations
 - Data transfers

Collaborative Computing

Review

- Device allocation, CPU-GPU transfer, and GPU-CPU transfer
 - cudaMalloc();
 - cudaMemcpy();

```
// Allocate input
malloc(input, ...);
cudaMalloc(d_input, ...);
cudaMemcpy(d_input, input, ..., HostToDevice); // Copy to device memory

// Allocate output
malloc(output, ...);
cudaMalloc(d_output, ...);

// Launch GPU kernel
gpu_kernel<<<<br/>blocks, threads>>> (d_output, ...);


// Synchronize
cudaDeviceSynchronize();

// Copy output to host memory
cudaMemcpy(output, d_output, ..., DeviceToHost);
```

Unified Memory (I)

- Unified Virtual Address
- Since CUDA 6.0: Unified memory
- Since CUDA 8.0 + Pascal: GPU page faults

CUDA 6 Unified Memory Kepler GPU CPU Unified Memory (Limited to GPU Memory Size)



Unified Memory (II)

- Easier programming with Unified Memory
 - cudaMallocManaged();

```
// Allocate input
malloc(input, ...);
cudaMallocManaged(d_input, ...);
memcpy(d_input, input, ...); // Copy to managed memory

// Allocate output
cudaMallocManaged(d_output, ...);

// Launch GPU kernel
gpu_kernel<<<br/>
d_output, d_input, ...);

// Synchronize
cudaDeviceSynchronize();
```

Collaborative Computing Algorithms

- Case studies using CPU and GPU
- Kernel launches are asynchronous
 - CPU can work while waits for GPU to finish
 - Traditionally, this is the most efficient way to exploit heterogeneity

```
// Allocate input
malloc(input, ...);
cudaMalloc(d_input, ...);
cudaMemcpy(d_input, input, ..., HostToDevice); // Copy to device memory

// Allocate output
malloc(output, ...);
cudaMalloc(d_output, ...);

// Launch GPU kernel
gpu_kernel<<<<bloom\substack( colored by the substack) (d_output, d_input, ...);

// CPU can do things here

// Synchronize
cudaDeviceSynchronize();

// Copy output to host memory
cudaMemcpy(output, d_output, ..., DeviceToHost);</pre>
```

Fine-Grained Heterogeneity

- Fine-grain heterogeneity becomes possible with Pascal/Volta architecture
- Pascal/Volta Unified Memory
 - CPU-GPU memory coherence
 - System-wide atomic operations

```
// Allocate input
cudaMallocManaged(input, ...);

// Allocate output
cudaMallocManaged(output, ...);

// Launch GPU kernel
gpu_kernel<<<<blooks, threads>>> (output, input, ...);

// CPU can do things here
output[x] = input[y];
output[x+1].fetch_add(1);
```

Since CUDA 8.0

Unified memory

```
cudaMallocManaged(&h in, in size);
```

System-wide atomics

```
old = atomicAdd_system(&h_out[x], inc);
```

Since OpenCL 2.0

Shared virtual memory

More flags:

```
CL_MEM_READ_WRITE
CL_MEM_SVM_ATOMICS
```

C++11 atomic operations

```
(memory_scope_all_svm_devices)
old = atomic_fetch_add(&h_out[x], inc);
```

C++AMP (HCC)

Unified memory space (HSA)

```
XYZ *h_in = (XYZ *) malloc(in_size);
```


C++11 atomic operations

```
(memory scope all svm devices)
```

Platform atomics (HSA)


```
old = atomic fetch add(&h out[x], inc);
```


Collaborative Patterns (I)



Data Partitioning


Collaborative Patterns (II)






Coarse-grained Task Partitioning

Collaborative Patterns (III)






Partitioning


Histogram (I)

 Previous generations: separate CPU and GPU histograms are merged at the end



Histogram (II)

System-wide atomic operations: one single histogram




```
cudaMallocManaged(Histogram);
cudaMemset(Histogram, 0);

// Launch CPU threads
// Launch GPU kernel (atomicAdd_system)
```

Bézier Surfaces (I)

Bézier surface: 4x4 net of control points



Bézier Surfaces (II)


- Parametric non-rational formulation
 - Bernstein polynomials
 - \Box Bi-cubic surface m = n = 3


$$\mathbf{S}(u,v) = \sum_{i=0}^{m} \sum_{j=0}^{n} \mathbf{P}_{i,j} B_{i,m}(u) B_{j,n}(v), \qquad (1)$$


$$B_{i,m}(u) = \binom{m}{i} (1-u)^{(m-i)} u^i, \tag{2}$$


Bézier Surfaces (III)


- Collaborative implementation
 - Tiles calculated by GPU blocks or CPU threads
 - Static distribution












Bézier Surfaces (IV)

Without Unified Memory

```
// Allocate control points
malloc(control points, ...);
generate cp(control points);
cudaMalloc(d control points, ...);
cudaMemcpy(d control points, control points, ..., HostToDevice); // Copy to device memory
malloc(surface, ...);
cudaMalloc(d surface, ...);
std::thread main thread (run cpu threads, control points, surface, ...);
gpu kernel<<<blooks, threads>>> (d surface, d control points, ...);
// Synchronize
main thread.join();
cudaDeviceSynchronize();
// Copy gpu part of surface to host memory
cudaMemcpy(&surface[end of cpu part], d surface, ..., DeviceToHost);
```

Bézier Surfaces (V)

- Execution results
 - Bezier surface: 300x300, 4x4 control points
 - %Tiles to CPU
 - NVIDIA Jetson TX1 (4 ARMv8 + 2 SMX): 17% speedup wrt GPU only



Bézier Surfaces (VI)

With Unified Memory (Pascal/Volta)

```
// Allocate control points
malloc(control_points, ...);
generate_cp(control_points);
cudaMalloc(d_control_points, ...);
cudaMemcpy(d_control_points, control_points, ..., HostToDevice); // Copy to device memory

// Allocate surface
cudaMallocManaged(surface, ...);


// Launch CPU threads
std::thread main_thread (run_cpu_threads, control_points, surface, ...);

// Launch GPU kernel
gpu_kernel<<<<blooks, threads>>> (surface, d_control_points, ...);

// Synchronize
main_thread.join();
cudaDeviceSynchronize();
```

Bézier Surfaces (VII)

Static vs. dynamic implementation




Pascal/Volta Unified Memory: system-wide atomic operations

```
while(true) {
    if(threadIdx.x == 0)
        my_tile = atomicAdd_system(tile_num, 1); // my_tile in shared memory; tile_num in UM
    __syncthreads(); // Synchronization
    if(my_tile >= number_of_tiles) break; // Break when all tiles processed
...
}
```

Benefits of Collaboration

- Data partitioning improves performance
 - AMD Kaveri (4 CPU cores + 8 GPU CUs)




Bézier Surfaces

(up to 47% improvement over GPU only)

Padding (I)


- Matrix padding
 - Memory alignment
 - Transposition of near-square matrices



Traditionally, it can only be performed out-of-place


Padding (II)

- Execution results
 - \square Matrix size: 4000x4000, padding = 1
 - NVIDIA Jetson TX1 (4 ARMv8 + 2 SMX): 29% speedup wrt
 GPU only




In-Place Padding

Pascal/Volta Unified Memory



Benefits of Collaboration


- Optimal number of devices is not always max
 - AMD Kaveri (4 CPU cores + 8 GPU CUs)



Stream Compaction (I)


- Stream compaction
 - Saving memory storage in sparse data
 - Similar to padding, but local reduction result (non-zero element count) is propagated

Stream compaction




Stream Compaction (II)

- Execution results
 - □ Array size: 2 MB, Filtered items = 50%
 - NVIDIA Jetson TX1 (4 ARMv8 + 2 SMX): 25% speedup wrt GPU only



Benefits of Collaboration

- Data partitioning improves performance
 - AMD Kaveri (4 CPU cores + 8 GPU CUs)




Stream Compaction
(up to 82% improvement over GPU only)


Breadth-First Search


- Small-sized and big-sized frontiers
 - Top-down approach
 - Kernel 1 and Kernel 2
- Atomic-based block synchronization
 - Avoids kernel re-launch
- Very small frontiers
 - Underutilize GPU resources
- Collaborative implementation

Atomic-Based Block Synchronization (I)

- Combine Kernel 1 and Kernel 2
- We can avoid kernel re-launch
- We need to use persistent thread blocks
 - Kernel 2 launches (frontier_size / block_size) blocks
 - Persistent blocks: up to (number_SMs x max_blocks_SM)







	Block 0	Block 1	Block 2	Block 3	Block 0	Block 1	
	< >		< >				
	0	1	2	3	4	5	-
-							J

Atomic-Based Block Synchronization (II)

Code (simplified)

```
// GPU kernel
const int gtid = blockIdx.x * blockDim.x + threadIdx.x;
while(frontier_size != 0) {
   for(node = gtid; node < frontier_size; node += blockDim.x*gridDim.x) {
        // Visit neighbors
        // Enqueue in output queue if needed (global or local queue)
   }
   // Update frontier_size
   // Global synchronization
}</pre>
```

Atomic-Based Block Synchronization (III)


- Global synchronization (simplified)
 - At the end of each iteration

```
const int tid = threadIdx.x;
const int gtid = blockIdx.x * blockDim.x + threadIdx.x;
atomicExch(ptr threads run, 0);
atomicExch(ptr threads end, 0);
int frontier = 0;
frontier++;
if(tid == 0){
    atomicAdd(ptr threads end, 1); // Thread block finishes iteration
if(qtid == 0){
    while (atomicAdd (ptr threads end, 0) != gridDim.x) {;} // Wait until all blocks finish
    atomicExch(ptr threads end, 0); // Reset
    atomicAdd(ptr threads run, 1); // Count iteration
if(tid == 0 && gtid != 0) {
    while (atomicAdd (ptr threads run, 0) < frontier) {;} // Wait until ptr threads run is updated
syncthreads(); // Rest of threads wait here
```

Collaborative Implementation (I)


Motivation

- Small-sized frontiers underutilize GPU resources
 - NVIDIA Jetson TX1 (4 ARMv8 CPUs + 2 SMXs)
 - New York City roads



Collaborative Implementation (II)

Choose the most appropriate device



Collaborative Implementation (III)


Choose CPU or GPU depending on frontier size

```
// Host code
while(frontier_size != 0) {
    if(frontier_size < LIMIT) {
        // Launch CPU threads
    }
    else{
        // Launch GPU kernel
    }
}</pre>
```

CPU threads or GPU kernel keep running while the condition is satisfied

Collaborative Implementation (IV)

Execution results



Collaborative Implementation (V)

- Without Unified Memory
 - Explicit memory copies

```
// Host code
while(frontier size != 0){
    if(frontier size < LIMIT){</pre>
        // Launch CPU threads
    else{
        // Copy from host to device (queues and synchronization variables)
        // Launch GPU kernel
        // Copy from device to host (queues and synchronization variables)
```

Collaborative Implementation (VI)

Unified Memory

- cudaMallocManaged();
- Easier programming
- No explicit memory copies


```
// Host code
while(frontier_size != 0) {
    if(frontier_size < LIMIT) {
        // Launch CPU threads
    }
    else{
        // Launch GPU kernel
        cudaDeviceSynchronize();
    }
}</pre>
```

Collaborative Implementation (VII)

- Pascal/Volta Unified Memory
 - CPU/GPU coherence
 - System-wide atomic operations
 - No need to re-launch kernel or CPU threads
 - Possibility of CPU and GPU working on the same frontier

Benefits of Collaboration


SSSP performs more computation than BFS



Single Source Shortest Path (up to 22% improvement over GPU only)


Egomotion Compensation and Moving Objects Detection (I)

- Hexapod robot OSCAR
 - Rescue scenarios
 - Strong egomotion on uneven terrains




Algorithm

Random Sample Consensus (RANSAC): F-o-F model



Egomotion Compensation and Moving Objects Detection (II)


Fast moving object in strong egomotion scenario detected by vector clustering



SISD and SIMD phases


RANSAC (Fischler et al. 1981)

- Fitting stage picks two flow vectors randomly
- Evaluation generates motion vectors from F-o-F model, and compares them to real flow vectors



Collaborative Implementation

- Randomly picked vectors: Iterations are independent
 - We assign one iteration to one CPU thread and one GPU block



Chai Benchmark Suite (I)

- Collaboration patterns
 - 8 data partitioning benchmarks
 - 3 coarse-grain task partitioning benchmarks
 - 3 fine-grain task partitioning benchmarks

https://chai-benchmarks.github.io



Chai Benchmark Suite (II)

Collaboration		Short	Benchmark
Pattern		Name	
Data Partitioning		BS	Bézier Surface
		CEDD	Canny Edge Detection
		HSTI	Image Histogram (Input Partitioning)
		HSTO	Image Histogram (Output Partitioning)
		PAD	Padding
		RSCD	Random Sample Consensus
		SC	Stream Compaction
		TRNS	In-place Transposition
Task Partitioning	Fine- grain	RSCT	Random Sample Consensus
		TQ	Task Queue System (Synthetic)
		TQH	Task Queue System (Histogram)
	Coarse- grain	BFS	Breadth-First Search
		CEDT	Canny Edge Detection
		SSSP	Single-Source Shortest Path

Computer Architecture Lecture 26: GPU Programming

Dr. Juan Gómez Luna Prof. Onur Mutlu ETH Zürich Fall 2022 06 January 2023