

# Computer Architecture

## Lecture 7a: The Story of RowHammer Memory Security & Reliability

Prof. Onur Mutlu

ETH Zürich

Fall 2022

20 October 2022

# A Curious Discovery [Kim et al., ISCA 2014]

---

One can  
predictably induce errors  
in most DRAM memory chips



# DRAM RowHammer

---

A simple hardware failure mechanism  
can create a widespread  
system security vulnerability

**WIRED**

Forget Software—Now Hackers Are Exploiting Physics

BUSINESS

CULTURE

DESIGN

GEAR

SCIENCE

ANDY GREENBERG SECURITY 08.31.16 7:00 AM

SHARE



SHARE  
18276



TWEET

# FORGET SOFTWARE—NOW HACKERS ARE EXPLOITING PHYSICS

# First RowHammer Analysis

---

- Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu,  
**"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors"**  
*Proceedings of the 41st International Symposium on Computer Architecture (ISCA)*, Minneapolis, MN, June 2014.  
[[Slides \(pptx\) \(pdf\)](#)] [[Lightning Session Slides \(pptx\) \(pdf\)](#)] [[Source Code and Data](#)] [[Lecture Video](#) (1 hr 49 mins), 25 September 2020]  
***One of the 7 papers of 2012-2017 selected as Top Picks in Hardware and Embedded Security for IEEE TCAD ([link](#)).***

## Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim<sup>1</sup>   Ross Daly\*   Jeremie Kim<sup>1</sup>   Chris Fallin\*   Ji Hye Lee<sup>1</sup>  
Donghyuk Lee<sup>1</sup>   Chris Wilkerson<sup>2</sup>   Konrad Lai   Onur Mutlu<sup>1</sup>

<sup>1</sup>Carnegie Mellon University   <sup>2</sup>Intel Labs

# Retrospective on RowHammer & Future

---

- Onur Mutlu,  
**"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser"**

*Invited Paper in Proceedings of the Design, Automation, and Test in Europe Conference (**DATE**), Lausanne, Switzerland, March 2017.*

*[Slides (pptx) (pdf)]*

## The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser

Onur Mutlu  
ETH Zürich  
onur.mutlu@inf.ethz.ch  
<https://people.inf.ethz.ch/omutlu>

# A More Recent RowHammer Retrospective

---

- Onur Mutlu and Jeremie Kim,  
**["RowHammer: A Retrospective"](#)**  
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) Special Issue on Top Picks in Hardware and Embedded Security*, 2019.  
[[Preliminary arXiv version](#)]  
[[Slides from COSADE 2019 \(pptx\)](#)]  
[[Slides from VLSI-SOC 2020 \(pptx\) \(pdf\)](#)]  
[[Talk Video](#) (1 hr 15 minutes, with Q&A)]

## RowHammer: A Retrospective

Onur Mutlu<sup>§‡</sup>      Jeremie S. Kim<sup>‡§</sup>  
§ETH Zürich      ‡Carnegie Mellon University

**Main Memory Needs  
Intelligent Controllers**

# RowHammer in 2020-2022

# Revisiting RowHammer

# RowHammer is Getting Much Worse

---

- Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu,  
["Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques"](#)  
*Proceedings of the 47th International Symposium on Computer Architecture (ISCA)*, Valencia, Spain, June 2020.  
[[Slides \(pptx\) \(pdf\)](#)]  
[[Lightning Talk Slides \(pptx\) \(pdf\)](#)]  
[[Talk Video](#) (20 minutes)]  
[[Lightning Talk Video](#) (3 minutes)]

## Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques

Jeremie S. Kim<sup>§†</sup>      Minesh Patel<sup>§</sup>      A. Giray Yağlıkçı<sup>§</sup>  
Hasan Hassan<sup>§</sup>      Roknoddin Azizi<sup>§</sup>      Lois Orosa<sup>§</sup>      Onur Mutlu<sup>§†</sup>  
<sup>§</sup>*ETH Zürich*      <sup>†</sup>*Carnegie Mellon University*



# Industry-Adopted Solutions Do Not Work


---

- Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi,  
**"TRRespass: Exploiting the Many Sides of Target Row Refresh"**  
*Proceedings of the 41st IEEE Symposium on Security and Privacy (S&P)*, San Francisco, CA, USA, May 2020.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lecture Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#)] (17 minutes)  
[[Lecture Video](#)] (59 minutes)  
[[Source Code](#)]  
[[Web Article](#)]  
***Best paper award.***  
***Pwnie Award 2020 for Most Innovative Research.*** [Pwnie Awards 2020](#)

## TRRespass: Exploiting the Many Sides of Target Row Refresh

Pietro Frigo<sup>\*†</sup>   Emanuele Vannacci<sup>\*†</sup>   Hasan Hassan<sup>§</sup>   Victor van der Veen<sup>¶</sup>  
Onur Mutlu<sup>§</sup>   Cristiano Giuffrida<sup>\*</sup>   Herbert Bos<sup>\*</sup>   Kaveh Razavi<sup>\*</sup>


# Infrastructures to Understand Such Issues





# SoftMC: Open Source DRAM Infrastructure

- Hasan Hassan et al., “**SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies**,” HPCA 2017.
- Flexible
- Easy to Use (C++ API)
- Open-source  
[github.com/CMU-SAFARI/SoftMC](https://github.com/CMU-SAFARI/SoftMC)



- <https://github.com/CMU-SAFARI/SoftMC>

## **SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies**

Hasan Hassan<sup>1,2,3</sup> Nandita Vijaykumar<sup>3</sup> Samira Khan<sup>4,3</sup> Saugata Ghose<sup>3</sup> Kevin Chang<sup>3</sup>  
Gennady Pekhimenko<sup>5,3</sup> Donghyuk Lee<sup>6,3</sup> Oguz Ergin<sup>2</sup> Onur Mutlu<sup>1,3</sup>

<sup>1</sup>*ETH Zürich*   <sup>2</sup>*TOBB University of Economics & Technology*   <sup>3</sup>*Carnegie Mellon University*  
<sup>4</sup>*University of Virginia*   <sup>5</sup>*Microsoft Research*   <sup>6</sup>*NVIDIA Research*

# Industry-Adopted Solutions Are Very Poor

---

- Hasan Hassan, Yahya Can Tugrul, Jeremie S. Kim, Victor van der Veen, Kaveh Razavi, and Onur Mutlu,  
**"Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications"**  
*Proceedings of the 54th International Symposium on Microarchitecture (MICRO), Virtual, October 2021.*  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Short Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#) (25 minutes)]  
[[Lightning Talk Video](#) (100 seconds)]  
[[arXiv version](#)]

## **Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications**

Hasan Hassan<sup>†</sup>

<sup>†</sup>ETH Zürich

Yahya Can Tuğrul<sup>†‡</sup>

Kaveh Razavi<sup>†</sup>  
<sup>‡</sup>TOBB University of Economics & Technology

Jeremie S. Kim<sup>†</sup>

Onur Mutlu<sup>†</sup>

Victor van der Veen<sup>σ</sup>

<sup>σ</sup>Qualcomm Technologies Inc.

# New RowHammer Characteristics

# RowHammer Has Many Dimensions

---

- Lois Orosa, Abdullah Giray Yaglikci, Haocong Luo, Ataberk Olgun, Jisung Park, Hasan Hassan, Minesh Patel, Jeremie S. Kim, and Onur Mutlu,  
**"A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses"**  
*Proceedings of the 54th International Symposium on Microarchitecture (**MICRO**), Virtual, October 2021.*  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Short Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#) (21 minutes)]  
[[Lightning Talk Video](#) (1.5 minutes)]  
[[arXiv version](#)]

## **A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses**

Lois Orosa\*  
ETH Zürich

A. Giray Yağlıkçı\*  
ETH Zürich

Haocong Luo  
ETH Zürich

Ataberk Olgun  
ETH Zürich, TOBB ETÜ

Jisung Park  
ETH Zürich

Hasan Hassan  
ETH Zürich


Minesh Patel  
ETH Zürich

Jeremie S. Kim  
ETH Zürich

Onur Mutlu  
ETH Zürich

# Our Goal


Provide insights into **three fundamental properties**



Temperature



Aggressor Row  
Active Time




Victim DRAM Cell's  
Physical Location

To find **effective and efficient** attacks and defenses



# Lecture on A Deeper Look Into RowHammer



Livestream - Computer Architecture - ETH Zürich (Fall 2021)

Computer Architecture - Lecture 16: Cutting-edge Research in Computer Architecture II (Fall 2021)



Onur Mutlu Lectures  
28.4K subscribers

Analytics

Edit video

29

Share

Download

Clip

Save

...

# More RowHammer Analysis

# RowHammer vs. Wordline Voltage (2022)

---


- A. Giray Yağlıkçı, Haocong Luo, Geraldo F. de Oliveira, Ataberk Olgun, Minesh Patel, Jisung Park, Hasan Hassan, Jeremie S. Kim, Lois Orosa, and Onur Mutlu, **"Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices"**  
*Proceedings of the 52nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)*, Baltimore, MD, USA, June 2022.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[arXiv version](#)]  
[[Talk Video](#) (34 minutes, including Q&A)]  
[[Lightning Talk Video](#) (2 minutes)]

## Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices

A. Giray Yağlıkçı<sup>1</sup> Haocong Luo<sup>1</sup> Geraldo F. de Oliveira<sup>1</sup> Ataberk Olgun<sup>1</sup> Minesh Patel<sup>1</sup>  
Jisung Park<sup>1</sup> Hasan Hassan<sup>1</sup> Jeremie S. Kim<sup>1</sup> Lois Orosa<sup>1,2</sup> Onur Mutlu<sup>1</sup>  
<sup>1</sup>*ETH Zürich* <sup>2</sup>*Galicia Supercomputing Center (CESGA)*

# Updated DRAM Testing Infrastructure

FPGA-based SoftMC (Xilinx Virtex UltraScale+ XCU200)



Fine-grained control over DRAM commands,  
timing parameters ( $\pm 1.5\text{ns}$ ), temperature ( $\pm 0.1^\circ\text{C}$ ),  
and wordline voltage ( $\pm 1\text{mV}$ )

# Summary

We provide *the first* RowHammer characterization **under reduced wordline voltage**

Experimental results with 272 *real DRAM chips* show that **reducing wordline voltage**:

## 1. Reduces RowHammer vulnerability

- **Bit error rate** caused by a RowHammer attack reduces by **15.2% (66.9% max)**
- A row needs to be activated **7.4% more times (85.8% max)** to induce *the first* bit flip

## 2. Increases row activation latency

- More than **76%** of the tested DRAM chips **reliably operate** using **nominal** timing parameters
- Remaining **24%** **reliably operate** with **increased** (up to 24ns) row activation latency

## 3. Reduces data retention time


- **80%** of the tested DRAM chips **reliably operate using nominal refresh rate**
- Remaining **20%** **reliably operate** by
  - Using **single error correcting codes**
  - **Doubling the refresh rate** for **a small fraction (16.4%) of DRAM rows**

Reducing wordline voltage can **reduce RowHammer vulnerability**  
*without* significantly affecting **reliable DRAM operation**




# Talk on RowHammer vs. Wordline Voltage

## Wordline Voltage's Effect on RowHammer



### OBSERVATION 4

The first bit flip occurs at **higher activation counts** as **wordline voltage reduces**



Understanding RowHammer Under Reduced Wordline Voltage - Live Talk in DSN'22 by Giray Yaglikci



Onur Mutlu Lectures  
28.4K subscribers

Analytics

Edit video

6

Share

Download

Clip

Save

...

# New RowHammer Solutions

# BlockHammer Solution in 2021

- A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu,

**"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows"**

*Proceedings of the 27th International Symposium on High-Performance Computer Architecture (HPCA)*, Virtual, February-March 2021.

[[Slides \(pptx\)](#) ([pdf](#))]

[[Short Talk Slides \(pptx\)](#) ([pdf](#))]

[[Intel Hardware Security Academic Awards Short Talk Slides \(pptx\)](#) ([pdf](#))]

[[Talk Video](#) (22 minutes)]

[[Short Talk Video](#) (7 minutes)]

[[Intel Hardware Security Academic Awards Short Talk Video](#) (2 minutes)]

[[BlockHammer Source Code](#)]

***Intel Hardware Security Academic Award Finalist (one of 4 finalists out of 34 nominations)***

## BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı<sup>1</sup> Minesh Patel<sup>1</sup> Jeremie S. Kim<sup>1</sup> Roknoddin Azizi<sup>1</sup> Ataberk Olgun<sup>1</sup> Lois Orosa<sup>1</sup>  
Hasan Hassan<sup>1</sup> Jisung Park<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Taha Shahroodi<sup>1</sup> Saugata Ghose<sup>2</sup> Onur Mutlu<sup>1</sup>

<sup>1</sup>ETH Zürich

<sup>2</sup>University of Illinois at Urbana-Champaign




# RowHammer Solution Approaches


- More robust DRAM chips **and/or** error-correcting codes
- Increased refresh rate



- Physical isolation




- Reactive refresh



- Proactive throttling

**SAFARI**



Fewer activations allowed for aggressive applications

# Two Key Challenges

1

## **Scalability**

with worsening RowHammer vulnerability

2


## **Compatibility**

with commodity DRAM chips


# RowHammer Solution Approaches

## with Worsening RowHammer Vulnerability


- Increased refresh rate



- Physical isolation



- Reactive refresh



- Proactive throttling




More aggressively throttle row activations


# RowHammer Solution Approaches

## with Worsening RowHammer Vulnerability

- Increased refresh rate




- Physical isolation




**Mitigation mechanisms face the challenge of scalability with worsening RowHammer**

- Reactive refresh



- Proactive throttling



# Two Key Challenges

1

## **Scalability**

with worsening RowHammer vulnerability


2

## **Compatibility**

with commodity DRAM chips

# Compatibility

## with Commodity DRAM Chips



# Compatibility

## with Commodity DRAM Chips


Vendors apply in-DRAM mapping for two reasons:

- **Design Optimizations:** By simplifying DRAM circuitry to provide better density, performance, and power
- **Yield Improvement:** By mapping faulty rows and columns to redundant ones
- In-DRAM mapping scheme includes insights into **chip design** and **manufacturing quality**


**In-DRAM mapping is proprietary information**

# RowHammer Solution Approaches


- Increased refresh rate



- Physical isolation



- Reactive refresh



Identifying **victim** and **isolation** rows requires **proprietary** knowledge of **in-DRAM mapping**



# Our Goal

To prevent RowHammer **efficiently and scalably**  
*without knowledge of or modifications to* DRAM internals

# BlockHammer



## Key Idea

**Selectively throttle** memory accesses  
that may cause **RowHammer** bit-flips

# BlockHammer: Practical Throttling-based Mechanism



- A RowHammer attack hammers Row A
- **BlockHammer** detects a RowHammer attack using **area-efficient Bloom filters**
- **BlockHammer** **selectively throttles** accesses from within **the memory controller**
- Bit flips **do not** occur
- BlockHammer can *optionally* **inform the system software** about the attack



Physical  
Row Layout

**BlockHammer is compatible with commodity DRAM chips**  
**No need for proprietary info of or modifications to DRAM chips**

# BlockHammer

## Overview of Approach

### RowBlocker

**Tracks** row activation rates using area-efficient Bloom filters

**Blacklists** rows that are activated at a high rate

**Throttles** activations targeting a blacklisted row

**No row can be activated at a high enough rate to induce bit-flips**

### AttackThrottler

**Identifies** threads that perform a RowHammer attack

**Reduces** memory bandwidth usage of identified threads


**Greatly reduces the performance degradation and energy wastage a RowHammer attack inflicts on a system**

# RowBlocker

- Modifies the memory request scheduler to **throttle** row activations
- **Blacklists** rows with a high activation rate and **delays** subsequent activations targeting blacklisted rows


Memory  
Request  
Scheduler

## RowBlocker



# AttackThrottler


- Tackles a RowHammer attack's **performance degradation** and **energy wastage** on a system
- A RowHammer attack intrinsically keeps activating **blacklisted rows**
- **RowHammer Likelihood Index (RHLI)**: Number of activations that target blacklisted rows (normalized to maximum possible activation count)



**RHLI is larger** when the thread's access pattern is more **similar to a RowHammer attack**

# AttackThrottler

- Applies a smaller quota to a thread's in-flight request count as RHLI increases



- Reduces a RowHammer attack's **memory bandwidth consumption**, enabling a larger memory bandwidth for **concurrent benign applications**

Greatly reduces the **performance degradation** and **energy wastage** a RowHammer attack inflicts on a system


- RHLI can also be used as a **RowHammer attack indicator** by the system software

# Evaluation: BlockHammer

## Performance and DRAM Energy


- System throughput (weighted speedup)
- Job turnaround time (harmonic speedup)
- Unfairness (maximum slowdown)
- DRAM energy consumption

No  
RowHammer  
Attack



BlockHammer introduces **very low** performance (<0.5%) and DRAM energy (<0.4%) overheads

RowHammer  
Attack  
Present




BlockHammer **significantly increases** benign application performance (by 45% on average) and **reduces** DRAM energy consumption (by 29% on average)




# Evaluation: BlockHammer

## Scaling with RowHammer Vulnerability

- System throughput (weighted speedup)
- Job turnaround time (harmonic speedup)
- Unfairness (maximum slowdown)
- DRAM energy consumption



BlockHammer's performance and energy overheads remain **negligible** (<0.6%)



BlockHammer scalably provides **much higher performance** (71% on average) and **lower energy consumption** (32% on average) than state-of-the-art mechanisms

# Evaluation: BlockHammer

## BlockHammer's Hardware Complexity

- We analyze **six state-of-the-art mechanisms** and **BlockHammer**
- We calculate **area**, **access energy**, and **static power** consumption\*

	Mitigation Mechanism	SRAM KB	CAM KB	Area mm <sup>2</sup>	%CPU	Access Energy pJ	Static Power mW
$N_{RH}=32K$	BlockHammer	51.48	1.73	0.14	0.06	20.30	22.27
	PARA [73]	-	-	<0.01	-	-	-
	ProHIT [137]	-	0.22	<0.01	<0.01	3.67	0.14
	MRLoc [161]	-	0.47	<0.01	<0.01	4.44	0.21
	CBT [132]	16.00	8.50	0.20	0.08	9.13	35.55
	TWiCe [84]	23.10	14.02	0.15	0.06	7.99	21.28
	Graphene [113]	-	5.22	0.04	0.02	40.67	3.11

BlockHammer is **low cost** and **competitive**  
with state-of-the-art mechanisms

\*Assuming a high-end 28-core Intel Xeon processor system with 4-channel single-rank DDR4 DIMMs with a RowHammer threshold (NRH) of 32K

# Evaluation: BlockHammer

## BlockHammer's Hardware Complexity

		SRAM KB	CAM KB	Area mm <sup>2</sup>	%CPU	Access Energy pJ	Static Power mW
$N_{RH}=32K$	BlockHammer	51.48	1.73	0.14	0.06	20.30	22.27
	PARA [73]	-	-	<0.01	-	-	-
	ProHIT [137]	-	0.22	<0.01	<0.01	3.6	0.1
	MRLoc [161]	-	0.47	<0.01	<0.01	4.4	0.1
	CBT [132]	16.00	8.50	0.20	0.08	9.13	35.55
	TWiCe [84]	23.10	14.02	0.15	0.06	7.99	21.28
	Graphene [113]	-	5.22	0.04	0.02	40.67	3.11
$N_{RH}=1K$	BlockHammer	441.33	55.58	1.57	0.64	99.64	220.99
	PARA [73]	-	-	<0.01	-	-	-
	ProHIT [137]	x	x	x	x	x	x
	MRLoc [161]	x	x	x	x	x	x
	CBT [132]	512.00	272.00	3.95	1.60	127.93	535.50
	TWiCe [84]	738.32	448.27	5.17	2.10	124.79	631.98
	Graphene [113]	-	166.03	1.14	0.46	917.55	93.96

Annotations: Green arrows and boxes highlight BlockHammer's efficiency. Red arrows and boxes highlight the complexity of other mechanisms. Multiplication factors (10x, 5x, 23x, 15x, 30x, 20x, 35x, 23x) are shown next to the values for the other mechanisms.

BlockHammer's hardware complexity **scales more efficiently** than state-of-the-art mechanisms

# Key Results: BlockHammer

- **Competitive** with state-of-the-art mechanisms **when there is no attack**
- **Superior** performance and DRAM energy **when RowHammer attack present**
- **Better hardware area scaling with RowHammer vulnerability**
- **Security Proof**
- Addresses **Many-Sided Attacks**
- Evaluation of **14 mechanisms** across four desirable properties
  - Comprehensive Protection
  - Compatibility with Commodity DRAM Chips
  - Scalability with RowHammer Vulnerability
  - Deterministic Protection

**BlockHammer** is the  
only solution that  
satisfies  
all four desirable  
properties

Approach	Mechanism	Comprehensive Protection	Compatible w/ Commodity DRAM Chips	Scaling with RowHammer Vulnerability	Deterministic Protection
Increased Refresh Rate [2, 73]		✓	✓	✗	✓
Physical Isolation	CATT [14]	✗	✗	✗	✓
	GuardION [148]	✗	✗	✗	✓
	ZebRAM [78]	✗	✗	✗	✓
Reactive Refresh	ANVIL [5]	✗	✗	✗	✓
	PARA [73]	✓	✗	✗	✗
	PRoHIT [137]	✓	✗	✗	✗
	MRLoc [161]	✓	✗	✗	✗
	CBT [132]	✓	✗	✗	✓
	TWiCe [84]	✓	✗	✗	✓
	Graphene [113]	✓	✗	✓	✓
Proactive Throttling	Naive Thrott. [102]	✓	✓	✗	✓
	Thrott. Supp. [40]	✓	✗	✗	✓
	<b>BlockHammer</b>	✓	✓	✓	✓

# More in the Paper: BlockHammer



[Full Paper](#)

- Using **area-efficient Bloom filters** for RowHammer detection
- Security Proof
  - Mathematically represent **all possible** access patterns
  - **No row can be activated high-enough times** to induce bit-flips
- BlockHammer prevents **many-sided attacks**
  - TRRespass [Frigo+, S&P'20]
  - U-TRR [Hassan+, MICRO'21]
  - BlackSmith [Jattke+, S&P'22]
  - Half-Double [Kogler+, USENIX Security'22]
- System Integration
  - **BlockHammer** can detect **RowHammer attacks** with **high accuracy** and **inform system software**
  - Measures **RowHammer likelihood of each thread**
- **Hardware complexity** analysis

# Summary: BlockHammer


- BlockHammer is **the first work to practically enable throttling-based RowHammer mitigation**
- BlockHammer is implemented in **the memory controller** (*no proprietary information of / no modifications to DRAM chips*)
- BlockHammer is *both* **scalable with worsening RowHammer** and **compatible with commodity DRAM chips**
- BlockHammer is **open-source** along with **six state-of-the-art mechanisms**: <https://github.com/CMU-SAFARI/BlockHammer>



# Lecture on BlockHammer

## Counting Bloom Filters

- Blacklisting logic counts activations using counting Bloom filters
- A row's activation count
  - can be observed more than it is (false positive)
  - cannot be observed less than it is (no false negative)



zoom

Livestream - Computer Architecture - ETH Zürich (Fall 2021)

Computer Architecture - Lecture 16: Cutting-edge Research in Computer Architecture II (Fall 2021)



Onur Mutlu Lectures

28.4K subscribers

Analytics

Edit video

29



Share

Download

Clip

Save



1,234 views Streamed live on Nov 19, 2021

Computer Architecture, ETH Zürich, Fall 2021 (<https://safari.ethz.ch/architecture/f...>)

**Main Memory Needs**  
**Intelligent Controllers**  
**for Security, Safety,**  
**Reliability, Scaling**



More RowHammer in 2020-2022

# RowHammer in 2020 (I)

MICRO 2020

Submit Work ▾

Program ▾

Attend

## Session 1A: Security & Privacy I

5:00 PM CEST – 5:15 PM CEST

### **Graphene: Strong yet Lightweight Row Hammer Protection**

Yeonhong Park, Woosuk Kwon, Eojin Lee, Tae Jun Ham, Jung Ho Ahn, Jae W. Lee (Seoul National University)

5:15 PM CEST – 5:30 PM CEST

### **Persist Level Parallelism: Streamlining Integrity Tree Updates for Secure Persistent Memory**

Alexander Freij, Shougang Yuan, Huiyang Zhou (NC State University); Yan Solihin (University of Central Florida)

5:30 PM CEST – 5:45 PM CEST

### **PThammer: Cross-User-Kernel-Boundary Rowhammer through Implicit Accesses**

Zhi Zhang (University of New South Wales and Data61, CSIRO, Australia); Yueqiang Cheng (Baidu Security); Dongxi Liu, Surya Nepal (Data61, CSIRO, Australia); Zhi Wang (Florida State University); Yuval Yarom (University of Adelaide and Data61, CSIRO, Australia)

# RowHammer in 2020 (II)

S & P

Home

Program ▼

Call For... ▼

Attend ▼

Workshops ▼

Session #5: Rowhammer

Room 2

Session chair: Michael Franz (UC Irvine)

**RAMBleed: Reading Bits in Memory Without Accessing Them**

Andrew Kwong (University of Michigan), Daniel Genkin (University of Michigan), Daniel Gruss (Data61)

**Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers**

Lucian Cojocar (Microsoft Research), Jeremie Kim (ETH Zurich, CMU), Minesh Patel (ETH Zurich, Microsoft Research), Onur Mutlu (ETH Zurich, CMU)

**Leveraging EM Side-Channel Information to Detect Rowhammer Attacks**

Zhenkai Zhang (Texas Tech University), Zihao Zhan (Vanderbilt University), Daniel Balasubramanian (Vanderbilt University), Peter Volgyesi (Vanderbilt University), Xenofon Koutsoukos (Vanderbilt University)

**TRRespass: Exploiting the Many Sides of Target Row Refresh**

Pietro Frigo (Vrije Universiteit Amsterdam, The Netherlands), Emanuele Vannacci (Vrije Universiteit Amsterdam), Onur Mutlu (Qualcomm Technologies, Inc.), Onur Mutlu (ETH Zürich), Cristiano Giuffrida (Vrije Universiteit Amsterdam, The Netherlands), Kaveh Razavi (Vrije Universiteit Amsterdam, The Netherlands)

# RowHammer in 2020 (III)

---

29<sup>TH</sup> USENIX  
SECURITY SYMPOSIUM

ATTEND

PROGRAM

PARTICIPATE

SPONSORS

ABOUT

DeepHammer: Depleting the Intelligence of Deep Neural Networks through Targeted Chain of Bit Flips

Fan Yao, *University of Central Florida*; Adnan Siraj Rakin and Deliang Fan, *Arizona State University*

AVAILABLE MEDIA   

Show details ▶

# RowHammer in 2021 (I)

---

**HotOS XVIII**

**The 18th Workshop on Hot Topics in Operating Systems**

31-May 1 June–3 June 2021, Cyberspace, People's Couches, and Zoom

## **Stop! Hammer Time: Rethinking Our Approach to Rowhammer Mitigations**

# RowHammer in 2021 (II)

---

## SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript

# RowHammer in 2021 (III)



## Session 10A: Security & Privacy III

*Session Chair: Hoda Naghibijouybari (Binghamton)*

9:00 PM CEST – 9:15 PM CEST

### **A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses**

Lois Orosa, Abdullah Giray Yaglikci, Haocong Luo (ETH Zurich); Ataberk Olgun (TOBB University of Economics and Technology); Jisung Park, Hasan Hassan, Minesh Patel, Jeremie S. Kim, Onur Mutlu (ETH Zurich)

 [Paper](#)

9:15 PM CEST – 9:30 PM CEST

### **Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications**

Hasan Hassan (ETH Zurich); Yahya Can Tugrul (TOBB University of Economics and Technology); Jeremie S. Kim (ETH Zurich); Victor van der Veen (Qualcomm); Kaveh Razavi, Onur Mutlu (ETH Zurich)

 [Paper](#)

# RowHammer in 2022 (I)

MAY 22-26, 2022 AT THE HYATT REGENCY, SAN FRANCISCO, CA

## 43rd IEEE Symposium on Security and Privacy

**BLACKSMITH: Scalable Rowhammering in the Frequency Domain**

**SpecHammer: Combining Spectre and Rowhammer  
for New Speculative Attacks**

**PROTRR: Principled yet Optimal In-DRAM  
Target Row Refresh**

**DeepSteal: Advanced Model Extractions Leveraging Efficient  
Weight Stealing in Memories**



# RowHammer in 2022 (II)

---



**Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation between Aggressor and Victim Rows**

# RowHammer in 2022 (III)

---

## **HPCA 2022**


The 28th IEEE International Symposium on High-Performance Computer Architecture (HPCA-28), Seoul, South Korea

### **SafeGuard: Reducing the Security Risk from Row-Hammer via Low-Cost Integrity Protection**

### **Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh**

# RowHammer in 2022 (IV)

---



## IRPS 2022

### The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses

Stefan Saroiu, Alec Wolman, Lucian Cojocar  
Microsoft

# RowHammer in 2022 (V)

---



## **Half-Double: Hammering From the Next Row Over**

Andreas Kogler<sup>1</sup>   Jonas Juffinger<sup>1,2</sup>   Salman Qazi<sup>3</sup>   Yoongu Kim<sup>3</sup>   Moritz Lipp<sup>4\*</sup>  
Nicolas Boichat<sup>3</sup>   Eric Shiu<sup>5</sup>   Mattias Nissler<sup>3</sup>   Daniel Gruss<sup>1</sup>

<sup>1</sup>*Graz University of Technology*   <sup>2</sup>*Lamarr Security Research*   <sup>3</sup>*Google*  
<sup>4</sup>*Amazon Web Services*   <sup>5</sup>*Rivos*

# RowHammer in 2022 (VI)

---



**HAMMERSCOPE: Observing DRAM Power Consumption Using Rowhammer**

**When Frodo Flips:  
End-to-End Key Recovery on FrodoKEM via Rowhammer**



# RowHammer in 2022 (VII)

---



## **AQUA: Scalable Rowhammer Mitigation by Quarantining Aggressor Rows at Runtime**

Anish Saxena, Gururaj Saileshwar (Georgia Institute of Technology); Prashant J. Nair (University of British Columbia); Moinuddin Qureshi (Georgia Institute of Technology)

## **HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips**

Abdullah Giray Yaglikci (ETH Zürich); Ataberk Olgun (TOBB University of Economics and Technology); Lois Orosa, Minesh Patel, Haocong Luo, Hasan Hassan (ETH Zürich); Oguz Ergin (TOBB University of Economics and Technology); Onur Mutlu (ETH Zürich)

# RowHammer in 2022 (VII)

---

- **Appears at MICRO 2022**

## **HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips**

A. Giray Yağlıkçı<sup>1</sup>    Ataberk Olgun<sup>1,2</sup>    Minesh Patel<sup>1</sup>    Haocong Luo<sup>1</sup>    Hasan Hassan<sup>1</sup>  
Lois Orosa<sup>1,3</sup>    Oğuz Ergin<sup>2</sup>    Onur Mutlu<sup>1</sup>

<sup>1</sup>*ETH Zürich*

<sup>2</sup>*TOBB University of Economics and Technology*

<sup>3</sup>*Galicia Supercomputing Center (CESGA)*

# RowHammer in 2022 (VIII)

---

## A Case for Transparent Reliability in DRAM Systems

Minesh Patel<sup>†</sup> Taha Shahroodi<sup>‡‡</sup> Aditya Manglik<sup>†</sup> A. Giray Yağlıkçı<sup>†</sup>  
Ataberk Olgun<sup>†</sup> Haocong Luo<sup>†</sup> Onur Mutlu<sup>†</sup>

<sup>†</sup>*ETH Zürich* <sup>‡</sup>*TU Delft*

<https://arxiv.org/pdf/2204.10378.pdf>



# RowHammer in 2022 (IX)

---

## **A Case for Self-Managing DRAM Chips: Improving Performance, Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations**

Hasan Hassan

Ataberk Olgun

A. Giray Yağlıkçı

Haocong Luo

Onur Mutlu

*ETH Zürich*

<https://arxiv.org/pdf/2207.13358.pdf>


# Self-Managing DRAM: Overview

## Self-Managing DRAM (SMD)

enables autonomous in-DRAM maintenance operations

### Key Idea:

Prevent the memory controller from accessing DRAM regions that are *under maintenance* by **rejecting** row activation (**ACT**) commands



Leveraging the ability to *reject an ACT*, a **maintenance operation** can be implemented **completely within a DRAM chip**

# SMD-Based Maintenance Mechanisms

## DRAM Refresh

### Fixed Rate (SMD-FR)

*uniformly* refreshes **all** DRAM rows with a **fixed** refresh period

### Variable Rate (SMD-VR)

*skips* refreshing rows that can **retain their data for longer** than the default refresh period

## RowHammer Protection

### Probabilistic (SMD-PRP)

Performs **neighbor** row refresh with a **small probability** on every row activation

### Deterministic (SMD-DRP)

*keeps track* of most **frequently activated** rows and performs **neighbor** row refresh when activation count threshold is exceeded

## Memory Scrubbing

### Periodic Scrubbing (SMD-MS)

periodically **scans** the **entire** DRAM for errors and corrects them

# Self-Managing DRAM: Summary

The three major DRAM maintenance operations:

- ❖ Refresh
- ❖ RowHammer Protection
- ❖ Memory Scrubbing

Implementing new **maintenance mechanisms** often requires **difficult-to-realize changes**

## Our Goal

- ① Ease the process of enabling new DRAM maintenance operations
- ② Enable more efficient in-DRAM maintenance operations

## Self-Managing DRAM (SMD)


Enables implementing new **in-DRAM** maintenance mechanisms with **no further changes** in the *DRAM interface* and *memory controller*

SMD-based *refresh*, *RowHammer protection*, and *scrubbing* achieve **9.2% speedup** and **6.2% lower DRAM energy** vs. conventional DRAM

# Talk on Self-Managing DRAM

## Problem: The Rigid DRAM Interface

The **Memory Controller** manages DRAM maintenance operations



Changes to maintenance operations are often reflected to the memory controller design, DRAM interface, and other system components



Implementing new maintenance operations  
(or modifying the existing ones) is difficult-to-realize



SAFARI Live Seminars 2022

SAFARI Live Seminar - Improving DRAM Performance, Reliability, and Security by Understanding DRAM

1,039 views • Streamed live on Sep 15, 2022

37 DISLIKE SHARE DOWNLOAD CLIP SAVE ...



Onur Mutlu Lectures  
27.6K subscribers

ANALYTICS

EDIT VIDEO

# Much More in Our Preprint...

---

## **A Case for Self-Managing DRAM Chips: Improving Performance, Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations**

Hasan Hassan

Ataberk Olgun

A. Giray Yağlıkçı

Haocong Luo

Onur Mutlu

*ETH Zürich*

<https://arxiv.org/pdf/2207.13358.pdf>

# RowHammer in 2023

---

MAY 22-26, 2023 AT THE HYATT REGENCY, SAN FRANCISCO, CA

## 44th IEEE Symposium on Security and Privacy

### **CSI:Rowhammer – Cryptographic Security and Integrity against Rowhammer**

Jonas Juffinger<sup>\*†</sup>, Lukas Lamster<sup>†</sup>, Andreas Kogler<sup>†</sup>, Maria Eichlseder<sup>†</sup>, Moritz Lipp<sup>‡</sup>, Daniel Gruss<sup>\*†</sup>

<sup>\*</sup>Lamarr Security Research, <sup>†</sup>Graz University of Technology, <sup>‡</sup>Amazon Web Services

More to Come...



# Future Memory Reliability/Security Challenges

# Future of Main Memory Security/Reliability

---

- DRAM is becoming less reliable → more vulnerable
- Due to difficulties in DRAM scaling, other problems may also appear (or they may be going unnoticed)
- Some errors may already be slipping into the field
  - Read disturb errors (Rowhammer)
  - Retention errors
  - Read errors, write errors
  - ...
- These errors can also pose security vulnerabilities

# Future of Main Memory Security/Reliability

---

- DRAM
- Flash memory
- Emerging Technologies
  - Phase Change Memory
  - STT-MRAM
  - RRAM, memristors
  - ...

# Many Errors and Their Mitigation [PIEEE'17]

**Table 3** List of Different Types of Errors Mitigated by NAND Flash Error Mitigation Mechanisms

Mitigation Mechanism	Error Type				
	<i>P/E Cycling</i> [32,33,42] (§IV-A)	<i>Program</i> [40,42,53] (§IV-B)	<i>Cell-to-Cell Interference</i> [32,35,36,55] (§IV-C)	<i>Data Retention</i> [20,32,34,37,39] (§IV-D)	<i>Read Disturb</i> [20,32,38,62] (§IV-E)
<b>Shadow Program Sequencing</b> [35,40] (Section V-A)			X		
<b>Neighbor-Cell Assisted Error Correction</b> [36] (Section V-B)			X		
<b>Refresh</b> [34,39,67,68] (Section V-C)				X	X
<b>Read-Retry</b> [33,72,107] (Section V-D)	X			X	X
<b>Voltage Optimization</b> [37,38,74] (Section V-E)	X			X	X
<b>Hot Data Management</b> [41,63,70] (Section V-F)	X	X	X	X	X
<b>Adaptive Error Mitigation</b> [43,65,77,78,82] (Section V-G)	X	X	X	X	X

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.

# A Survey on Flash Memory Errors

---



*Proceedings of the IEEE, Sept. 2017*

## Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

*This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.*

By YU CAI, SAUGATA GHOSE, ERICH F. HARATSCH, YIXIN LUO, AND ONUR MUTLU

**Main Memory Needs**  
**Intelligent Controllers**  
**for Security, Safety,**  
**Reliability, Scaling**

Intelligent  
Memory Controllers  
Can Avoid Many Failures  
& Enable Better Scaling

# Architecting Future Memory for Security

---

- **Understand:** Methods for vulnerability modeling & discovery
  - ❑ Modeling and prediction based on real (device) data and analysis
  - ❑ Understanding vulnerabilities
  - ❑ Developing reliable metrics
- **Architect:** Principled architectures with security as key concern
  - ❑ Good partitioning of duties across the stack
  - ❑ Cannot give up performance and efficiency
  - ❑ Patch-ability in the field
- **Design & Test:** Principled design, automation, (online) testing
  - ❑ Design for security
  - ❑ High coverage and good interaction with system reliability methods



## A Case for Transparent Reliability in DRAM Systems

Minesh Patel<sup>†</sup> Taha Shahroodi<sup>‡†</sup> Aditya Manglik<sup>†</sup> A. Giray Yağlıkçı<sup>†</sup>  
Ataberk Olgun<sup>†</sup> Haocong Luo<sup>†</sup> Onur Mutlu<sup>†</sup>

<sup>†</sup>*ETH Zürich* <sup>‡</sup>*TU Delft*

<https://arxiv.org/pdf/2204.10378.pdf>

# Better Coordination of DRAM & Controller

---

## **A Case for Self-Managing DRAM Chips: Improving Performance, Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations**

Hasan Hassan

Ataberk Olgun

A. Giray Yağlıkçı


Haocong Luo

Onur Mutlu

*ETH Zürich*

<https://arxiv.org/pdf/2207.13358.pdf>

# Understand and Model with Experiments (DRAM)





# Understand and Model with Experiments (Flash)



[DATE 2012, ICCD 2012, DATE 2013, ITJ 2013, ICCD 2013, SIGMETRICS 2014, HPCA 2015, DSN 2015, MSST 2015, JSAC 2016, HPCA 2017, DFRWS 2017, PIEEE 2017, HPCA 2018, SIGMETRICS 2018]

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.

# An Example Intelligent Controller

---



*Proceedings of the IEEE, Sept. 2017*

## Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

*This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.*

By YU CAI, SAUGATA GHOSE, ERICH F. HARATSCH, YIXIN LUO, AND ONUR MUTLU

# Collapse of the “Galloping Gertie” (1940)

---





# Another Example (1994)





# Yet Another Example (2007)

---



Source: Morry Gash/AP,  
<https://www.npr.org/2017/08/01/540669701/10-years-after-bridge-collapse-america-is-still-crumbling?t=1535427165809>



# A More Recent Example (2018)

---





# A Most Recent Example (2022)

---





# A Most Recent Example (2022)





# A Most Recent Example (2022)





# A Most Recent Example (2022)



In-Field Patch-ability  
(Intelligent Memory)  
Can Avoid Such Failures

# An Early Proposal for Intelligent Controllers [IMW'13]

---

- Onur Mutlu,  
**"Memory Scaling: A Systems Architecture Perspective"**  
*Proceedings of the 5th International Memory Workshop (**IMW**), Monterey, CA, May 2013. Slides  
(pptx) (pdf)  
EETimes Reprint*

## Memory Scaling: A Systems Architecture Perspective

Onur Mutlu  
Carnegie Mellon University  
onur@cmu.edu  
<http://users.ece.cmu.edu/~omutlu/>

# Industry Is Writing Papers About It, Too

## DRAM Process Scaling Challenges

### ❖ Refresh

- Difficult to build high-aspect ratio cell capacitors decreasing cell capacitance
- Leakage current of cell access transistors increasing

### ❖ tWR

- Contact resistance between the cell capacitor and access transistor increasing
- On-current of the cell access transistor decreasing
- Bit-line resistance increasing

### ❖ VRT

- Occurring more frequently with cell capacitance decreasing





# Industry Is Writing Papers About It, Too

## DRAM Process Scaling Challenges

### ❖ Refresh


- Difficult to build high-aspect ratio cell capacitors decreasing cell capacitance

THE MEMORY FORUM 2014

## Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling

Uksong Kang, Hak-soo Yu, Churoo Park, \*Hongzhong Zheng,  
\*\*John Halbert, \*\*Kuljit Bains, SeongJin Jang, and Joo Sun Choi

*Samsung Electronics, Hwasung, Korea / \*Samsung Electronics, San Jose / \*\*Intel*



# Final Thoughts on RowHammer

# Aside: Byzantine Failures

---

- This class of failures is known as **Byzantine failures**
- Characterized by
  - **Undetected erroneous computation**
  - Opposite of “fail fast (with an error or no result)”
- “erroneous” can be “malicious” (intent is the only distinction)
- Very difficult to detect and confine Byzantine failures
- **Do all you can to avoid them**
- Lamport et al., “The Byzantine Generals Problem,” ACM TOPLAS 1982.

# Aside: Byzantine Generals Problem

---

## The Byzantine Generals Problem

LESLIE LAMPORT, ROBERT SHOSTAK, and MARSHALL PEASE  
SRI International

---

Reliable computer systems must handle malfunctioning components that give conflicting information to different parts of the system. This situation can be expressed abstractly in terms of a group of generals of the Byzantine army camped with their troops around an enemy city. Communicating only by messenger, the generals must agree upon a common battle plan. However, one or more of them may be traitors who will try to confuse the others. The problem is to find an algorithm to ensure that the loyal generals will reach agreement. It is shown that, using only oral messages, this problem is solvable if and only if more than two-thirds of the generals are loyal; so a single traitor can confound two loyal generals. With unforgeable written messages, the problem is solvable for any number of generals and possible traitors. Applications of the solutions to reliable computer systems are then discussed.

Categories and Subject Descriptors: C.2.4. [**Computer-Communication Networks**]: Distributed Systems—*network operating systems*; D.4.4 [**Operating Systems**]: Communications Management—*network communication*; D.4.5 [**Operating Systems**]: Reliability—*fault tolerance*

General Terms: Algorithms, Reliability

Additional Key Words and Phrases: Interactive consistency

# Before RowHammer (I)

---

## Using Memory Errors to Attack a Virtual Machine

Sudhakar Govindavajhala \*      Andrew W. Appel  
Princeton University  
{sudhakar,appel}@cs.princeton.edu

*We present an experimental study showing that soft memory errors can lead to serious security vulnerabilities in Java and .NET virtual machines, or in any system that relies on type-checking of untrusted programs as a protection mechanism. Our attack works by sending to the JVM a Java program that is designed so that almost any memory error in its address space will allow it to take control of the JVM. All conventional Java and .NET virtual machines are vulnerable to this attack. The technique of the attack is broadly applicable against other language-based security schemes such as proof-carrying code.*

*We measured the attack on two commercial Java Virtual Machines: Sun's and IBM's. We show that a single-bit error in the Java program's data space can be exploited to execute arbitrary code with a probability of about 70%, and multiple-bit errors with a lower probability.*

*Our attack is particularly relevant against smart cards or tamper-resistant computers, where the user has physical access (to the outside of the computer) and can use various means to induce faults; we have successfully used heat. Fortunately, there are some straightforward defenses against this attack.*

### 7 Physical fault injection

If the attacker has physical access to the outside of the machine, as in the case of a smart card or other tamper-resistant computer, the attacker can induce memory errors. We considered attacks on boxes in form factors ranging from a credit card to a palmtop to a desktop PC.

We considered several ways in which the attacker could induce errors.<sup>4</sup>

IEEE S&P 2003

# Before RowHammer (II)

---

## Using Memory Errors to Attack a Virtual Machine

Sudhakar Govindavajhala \*

Andrew W. Appel

Princeton University

{sudhakar,appel}@cs.princeton.edu




Figure 3. Experimental setup to induce memory errors, showing a PC built from surplus components, clip-on gooseneck lamp, 50-watt spotlight bulb, and digital thermometer. Not shown is the variable AC power supply for the lamp.

IEEE S&P 2003

# After RowHammer

---

A simple memory error  
can be induced by software

**WIRED**

Forget Software—Now Hackers Are Exploiting Physics

BUSINESS

CULTURE

DESIGN

GEAR

SCIENCE

ANDY GREENBERG SECURITY 08.31.16 7:00 AM

SHARE



SHARE  
18276



TWEET

# FORGET SOFTWARE—NOW HACKERS ARE EXPLOITING PHYSICS

# RowHammer: Retrospective

---

- New mindset that has enabled a renewed interest in HW security attack research:
  - ❑ Real (memory) chips are vulnerable, in a simple and widespread manner  
→ this causes real security problems
  - ❑ Hardware reliability → security connection is now mainstream discourse
- Many new RowHammer attacks...
  - ❑ Tens of papers in top security & architecture venues
  - ❑ **More to come** as RowHammer is getting worse (DDR4 & beyond)
- Many new RowHammer solutions...
  - ❑ Apple security release; Memtest86 updated
  - ❑ Many solution proposals in top venues (latest in ASPLOS 2022)
  - ❑ Principled system-DRAM co-design (in original RowHammer paper)
  - ❑ **More to come...**



# Perhaps Most Importantly...

---

- RowHammer enabled a shift of mindset in mainstream security researchers
  - General-purpose hardware is fallible, in a widespread manner
  - Its problems are exploitable
- This mindset has enabled many systems security researchers to examine hardware in more depth
  - And understand HW's inner workings and vulnerabilities
- It is no coincidence that two of the groups that discovered Meltdown and Spectre heavily worked on RowHammer attacks before
  - **More to come...**

# Conclusion

# Summary: RowHammer

---

- Memory reliability is reducing
- Reliability issues open up security vulnerabilities
  - Very hard to defend against
- **Rowhammer is a prime example**
  - First example of how a simple hardware failure mechanism can create a widespread system security vulnerability
  - Its implications on system security research are tremendous & exciting
- Bad news: RowHammer is getting worse
- **Good news: We have a lot more to do**
  - We are now fully aware hardware is easily fallible
  - We are developing both attacks and solutions
  - We are developing principled models, methodologies, solutions

# A RowHammer Survey Across the Stack

---

- Onur Mutlu and Jeremie Kim,  
[\*\*"RowHammer: A Retrospective"\*\*](#)  
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) Special Issue on Top Picks in Hardware and Embedded Security*, 2019.  
[[Preliminary arXiv version](#)]  
[[Slides from COSADE 2019 \(pptx\)](#)]  
[[Slides from VLSI-SOC 2020 \(pptx\) \(pdf\)](#)]  
[[Talk Video](#) (1 hr 15 minutes, with Q&A)]

## RowHammer: A Retrospective

Onur Mutlu<sup>§‡</sup>      Jeremie S. Kim<sup>‡§</sup>  
§ETH Zürich      ‡Carnegie Mellon University

# Detailed Lectures on RowHammer

---

## ■ Computer Architecture, Fall 2021, Lecture 5

- RowHammer (ETH Zürich, Fall 2021)
- <https://www.youtube.com/watch?v=7wVKnPj3NVw&list=PL5Q2soXY2Zi-Mnk1PxjEIG32HAGILkTOF&index=5>

## ■ Computer Architecture, Fall 2021, Lecture 6

- RowHammer and Secure & Reliable Memory (ETH Zürich, Fall 2021)
- <https://www.youtube.com/watch?v=HNd4skQrt6I&list=PL5Q2soXY2Zi-Mnk1PxjEIG32HAGILkTOF&index=6>

<https://www.youtube.com/onurmutlulectures>



# Funding Acknowledgments

---

- Alibaba, AMD, [ASML](#), [Google](#), [Facebook](#), [Hi-Silicon](#), HP Labs, [Huawei](#), IBM, [Intel](#), [Microsoft](#), Nvidia, Oracle, Qualcomm, Rambus, Samsung, Seagate, [VMware](#), [Xilinx](#)
- NSF
- NIH
- GSRC
- [SRC](#)
- CyLab
- [EFCL](#)

Thank you!

# Acknowledgments

---

# SAFARI

*SAFARI Research Group*

*safari.ethz.ch*

Think BIG, Aim HIGH!

<https://safari.ethz.ch>


---



# SAFARI Research Group

*Computer architecture, HW/SW, systems, bioinformatics, security, memory*

<https://safari.ethz.ch/safari-newsletter-january-2021/>



Think BIG, Aim HIGH!

**SAFARI**

<https://safari.ethz.ch>

# SAFARI Research Group

- <https://safari.ethz.ch/safari-newsletter-december-2021/>

**SAFARI**  
SAFARI Research Group

*Think Big, Aim High*

**ETH** zürich



View in your browser  
December 2021





# Comp Arch (Fall 2021)

## Fall 2021 Edition:

- <https://safari.ethz.ch/architecture/fall2021/doku.php?id=schedule>

## Fall 2020 Edition:

- <https://safari.ethz.ch/architecture/fall2020/doku.php?id=schedule>

## Youtube Livestream (2021):

- [https://www.youtube.com/watch?v=4yfkM\\_5EFgo&list=PL5Q2soXY2Zi-Mnk1PxjEIG32HAGILkTOF](https://www.youtube.com/watch?v=4yfkM_5EFgo&list=PL5Q2soXY2Zi-Mnk1PxjEIG32HAGILkTOF)


## Youtube Livestream (2020):

- <https://www.youtube.com/watch?v=c3mPdZA-Fmc&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN>

## Master's level course

- Taken by Bachelor's/Masters/PhD students
- Cutting-edge research topics + fundamentals in Computer Architecture
- 5 Simulator-based Lab Assignments
- Potential research exploration
- Many research readings

<https://www.youtube.com/onurmutlulectures>


Computer Architecture - Fall 2021

Recent Changes
Media Manager
Sitemap

Trace: readings · start · schedule

Home
Announcements
Materials


- Lectures/Schedule
- Lecture Buzzwords
- Readings
- HWs
- Labs
- Exams
- Related Courses
- Tutorials


Resources

- Computer Architecture FS20: Course Webpage
- Computer Architecture FS20: Lecture Videos
- Digitaltechnik SS21: Course Webpage
- Digitaltechnik SS21: Lecture Videos
- Moodle
- HotCRP
- Verilog Practice Website (HDLBits)


### Lecture Video Playlist on YouTube


Livestream Lecture Playlist











Watch on  <https://arxiv.org/pdf/2105.03814.pdf>

Recorded Lecture Playlist



Watch on  <https://www.youtube.com/watch?v=Ucp0TTmvqOE?e=4236>

### Fall 2021 Lectures & Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
W1	30.09 Thu.	 	<b>L1: Introduction and Basics</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Required Mentioned	Lab 1 Out	HW 0 Out
	01.10 Fri.	 	<b>L2: Trends, Tradeoffs and Design Fundamentals</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Required Mentioned		
W2	07.10 Thu.	 	<b>L3a: Memory Systems: Challenges and Opportunities</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Described Suggested		HW 1 Out
			<b>L3b: Course Info &amp; Logistics</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>			
			<b>L3c: Memory Performance Attacks</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Described Suggested		
	08.10 Fri.	 	<b>L4a: Memory Performance Attacks</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Described Suggested	Lab 2 Out	
			<b>L4b: Data Retention and Memory Refresh</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Described Suggested		
			<b>L4c: RowHammer</b> <a href="#">(PDF)</a> <a href="#">(PPT)</a>	Described Suggested		

# DDCA (Spring 2022)

## Spring 2022 Edition:

- <https://safari.ethz.ch/digitaltechnik/spring2022/doku.php?id=schedule>

## Spring 2021 Edition:

- <https://safari.ethz.ch/digitaltechnik/spring2021/doku.php?id=schedule>

## Youtube Livestream (Spring 2022):

- <https://www.youtube.com/watch?v=cpXdE3HwvK0&list=PL5Q2soXY2Zi97Ya5DEUpMpO2bbAoaG7c6>

## Youtube Livestream (Spring 2021):

- [https://www.youtube.com/watch?v=LbC0EZY8yw4&list=PL5Q2soXY2Zi\\_uej3aY39YB5pfW4SJ7LIN](https://www.youtube.com/watch?v=LbC0EZY8yw4&list=PL5Q2soXY2Zi_uej3aY39YB5pfW4SJ7LIN)

## Bachelor's course

- 2<sup>nd</sup> semester at ETH Zurich
- Rigorous introduction into "How Computers Work"
- Digital Design/Logic
- Computer Architecture
- 10 FPGA Lab Assignments

<https://www.youtube.com/onurmutlulectures>



Trace: - schedule

Home

Announcements

Materials

- Lectures/Schedule
- Lecture Buzzwords
- Readings
- Optional HWs
- Labs
- Extra Assignments
- Exams
- Technical Docs

Resources

- Computer Architecture (CMU) SS15: Lecture Videos
- Computer Architecture (CMU) SS15: Course Website
- Digitaltechnik SS18: Lecture Videos
- Digitaltechnik SS18: Course Website
- Digitaltechnik SS19: Lecture Videos
- Digitaltechnik SS19: Course Website
- Digitaltechnik SS20: Lecture Videos
- Digitaltechnik SS20: Course Website
- Moodle

## Lecture Video Playlist on YouTube

Livestream Lecture Playlist

Recorded Lecture Playlist

## Spring 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
W1	25.02 Thu.	YouTube Live	L1: Introduction and Basics G2a (PDF) G2a (PPT)	Required Suggested Mentioned		
	26.02 Fri.	YouTube Live	L2a: Tradeoffs, Metrics, Mindset G2a (PDF) G2a (PPT)	Required		
			L2b: Mysteries in Computer Architecture G2a (PDF) G2a (PPT)	Required Mentioned		
W2	04.03 Thu.	YouTube Live	L3a: Mysteries in Computer Architecture II G2a (PDF) G2a (PPT)	Required Suggested Mentioned		

# Projects & Seminars: SoftMC

## FPGA-Based Exploration of DRAM and RowHammer (Fall 2022)

### Fall 2022 Edition:

- ❑ [https://safari.ethz.ch/projects\\_and\\_seminars/fall2022/doku.php?id=softmc](https://safari.ethz.ch/projects_and_seminars/fall2022/doku.php?id=softmc)

### Spring 2022 Edition:

- ❑ [https://safari.ethz.ch/projects\\_and\\_seminars/spring2022/doku.php?id=softmc](https://safari.ethz.ch/projects_and_seminars/spring2022/doku.php?id=softmc)

### Youtube Livestream (Spring 2022):

- ❑ [https://www.youtube.com/watch?v=r5QxuoJWttg&list=PL5Q2soXY2Zi\\_1trfCckr6PTN8WR72icUO](https://www.youtube.com/watch?v=r5QxuoJWttg&list=PL5Q2soXY2Zi_1trfCckr6PTN8WR72icUO)

### Bachelor's course

- ❑ Elective at ETH Zurich
- ❑ Introduction to DRAM organization & operation
- ❑ Tutorial on using FPGA-based infrastructure
- ❑ Verilog & C++
- ❑ Potential research exploration

#### Lecture Video Playlist on YouTube

Lecture Playlist



#### 2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W0	23.02 Wed.		<b>P&amp;S SoftMC Tutorial</b>	SoftMC Tutorial Slides (PDF)  (PPT)	
W1	08.03 Tue.		<b>M1: Logistics &amp; Intro to DRAM and SoftMC</b> (PDF)  (PPT)	Required Materials Recommended Materials	HW0
W2	15.03 Tue.		<b>M2: Revisiting RowHammer</b> (PDF)  (PPT)	(Paper PDF)	
W3	22.03 Tue.		<b>M3: Uncovering in-DRAM TRR &amp; TRRespass</b> (PDF)  (PPT)		
W4	29.03 Tue.		<b>M4: Deeper Look Into RowHammer's Sensitivities</b> (PDF)  (PPT)		
W5	05.04 Tue.		<b>M5: QUAC-TRNG</b> (PDF)  (PPT)		
W6	12.04 Tue.		<b>M6: PiDRAM</b> (PDF)  (PPT)		

<https://www.youtube.com/onurmutlulectures>

# Projects & Seminars: Ramulator

## Exploration of Emerging Memory Systems (Fall 2022)

### Fall 2022 Edition:

- [https://safari.ethz.ch/projects\\_and\\_seminars/fall2022/doku.php?id=ramulator](https://safari.ethz.ch/projects_and_seminars/fall2022/doku.php?id=ramulator)

### Spring 2022 Edition:

- [https://safari.ethz.ch/projects\\_and\\_seminars/spring2022/doku.php?id=ramulator](https://safari.ethz.ch/projects_and_seminars/spring2022/doku.php?id=ramulator)

### Youtube Livestream (Spring 2022):

- [https://www.youtube.com/watch?v=aM-lIXRQd3s&list=PL5Q2soXY2Zi\\_TlmlGw\\_Z8hBo2925ZApgV](https://www.youtube.com/watch?v=aM-lIXRQd3s&list=PL5Q2soXY2Zi_TlmlGw_Z8hBo2925ZApgV)


### Bachelor's course

- Elective at ETH Zurich
- Introduction to memory system simulation
- Tutorial on using Ramulator
- C++
- Potential research exploration

<https://www.youtube.com/onurmutlulectures>

### Lecture Video Playlist on YouTube

Lecture Playlist



### 2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	09.03 Wed.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M1: Logistics &amp; Intro to Simulating Memory Systems Using Ramulator</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		HW0
W2	16.03 Fri.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M2: Tutorial on Using Ramulator</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		
W3	25.02 Fri.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M3: BlockHammer</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		
W4	01.04 Fri.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M4: CLR-DRAM</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		
W5	08.04 Fri.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M5: SIMDRAM</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		
W6	29.04 Fri.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M6: DAMOV</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		
W7	06.05 Fri.	<a href="#">YouTube</a> <a href="#">Video</a>	<b>M7: Synchron</b> <a href="#">PDF</a> (PDF) <a href="#">PPT</a> (PPT)		

# RowHammer Review History



# Some More Historical Perspective

---

- RowHammer is the first example of a circuit-level failure mechanism causing a widespread system security vulnerability
- It led to a large body of work in security attacks, mitigations, architectural solutions, analyses, ...
- Work building on RowHammer still continues
  - See MICRO 2022, S&P 2022, and many top venues in 2020-2023
- Initially, it was dismissed by some reviewers
  - **Rejected** from MICRO 2013 conference

# Initial RowHammer Reviews (MICRO 2013)

## #66 Disturbance Errors in DRAM: Demonstration, Characterization, and Prevention

ON  
'e  
or

**Rejected (R2)**



863kB

Friday 31 May 2013 2:00:53pm PDT

b9bf06021da54cddf4cd0b3565558a181868b972

You are an **author** of this paper.

### + ABSTRACT

We demonstrate the vulnerability of commodity DRAM chips to disturbance errors. By repeatedly reading from one DRAM address, we show that it is possible to corrupt the data stored [\[more\]](#)

### + AUTHORS

Y. Kim, R. Daly, J. Lee, J. Kim, C. Fallin, C. Wilkerson, O. Mutlu  
[\[details\]](#)


**KEYWORDS:** DRAM; errors

### + TOPICS

[Review #66A](#)  
[Review #66B](#)  
[Review #66C](#)  
[Review #66D](#)  
[Review #66E](#)  
[Review #66F](#)

OveMer	Nov	WriQua	RevExp
1	4	4	4
5	4	5	3
2	3	5	4
1	2	3	4
4	4	4	3
2	4	4	3

# Reviewer A -- Security is Not “Realistic”

**Review #66A** Modified Friday 5 Jul 2013 3:59:18am PDT  [Plain text](#)

## OVERALL MERIT (?)

**1.** Reject

## PAPER SUMMARY

This work tests and studies the disturbance problem in DRAM arrays in isolation.

## PAPER STRENGTHS

- + Many results and observations.
- + Insights on how the may happen

## PAPER WEAKNESSES

- Whereas they show disturbance may happen in DRAM array, authors don't show it can be an issue in realistic DRAM usage scenario
- Lacks architectural/microarchitectural impact on the DRAM disturbance analysis

## NOVELTY (?)

**4.** New contribution.

## WRITING QUALITY (?)

**4.** Well-written

# Reviewer A -- Security is Not “Realistic”

---

## COMMENTS FOR AUTHORS

I found the paper very well written and organized, easy to understand. The topic is interesting and relevant.

However, I'm not fully convinced that the disturbance problem is going to be an issue in a realistic DRAM usage scenario (main memory with caches). In that scenario the 64ms refresh interval might be enough. Overall, the work presented, the experimentation and the results are not enough to justify/claim that disturbance may be an issue for future systems, and that microarchitectural solutions are required.

I really encourage the authors to address this issue, to run the new set of experiments; if the results are positive, the work is great and will be easily accepted in a top notch conference. Test scenario in the paper (open-read-close a row many times consecutively) that is used to create disturbances is not likely to show up in a realistic usage scenario (check also rebuttal question).

# Rebuttal to Reviewer A

---

\_\_\_\_\_ WILL IT AFFECT REAL WORKLOADS ON REAL SYSTEMS?  
(A, E) \_\_\_\_\_

Malicious workloads and pathological access-patterns can bypass/thrash the cache and access the same DRAM row a very large number of times. While these workloads may not be common, they are just as real. Using non-temporal

# Reviewer A -- Demands

---

To make sure that correct information and messages are given to the research community, it would be good if the conclusions drawn in the paper were verified with the actual DRAM manufacturers, although I see that it can be difficult to do. In addition, knowing the technology node of each tested DRAM would make the paper stronger and would avoid speculative guesses.

## REVIEWER EXPERTISE (?)

4. Expert in area, with highest confidence in review.

# Reviewer C – No Architectural Content

## **Review #66C**

Modified Friday 12 Jul 2013 7:38:57am

 [Plain text](#)

PDT

### **OVERALL MERIT (?)**

**2.** Weak reject

### **PAPER SUMMARY**

This paper presents a rigorous study of DRAM module errors which are observed to be caused through repeated access to the same address in the DRAMs.

### **PAPER STRENGTHS**

The paper's measurement methodology is outstanding, and the authors very thoroughly dive into different test scenarios, to isolate the circumstances under which the observed errors take place.

### **PAPER WEAKNESSES**

This is an excellent test methodology paper, but there is no micro-architectural or architectural content.

### **NOVELTY (?)**

**3.** Incremental improvement.

### **WRITING QUALITY (?)**

**5.** Outstanding

### **QUESTIONS TO ADDRESS IN THE REBUTTAL**

My primary concern with this paper is that it doesn't have (micro-)architectural content, and may not spur on future work.



# Reviewer C -- Leave It to DRAM Vendors

---

## COMMENTS FOR AUTHORS

This is an extremely well-written analysis of DRAM behavior, and the authors are to be commended on establishing a robust and flexible characterization platform and methodology.

That being said, disturb errors have occurred repeatedly over the course of DRAM's history (which the authors do acknowledge). History has shown that particular disturbances, and in particular hammer errors, are short-lived, and are quickly solved by DRAM manufacturers. Historically, once these types of errors occur at a particular lithography node/DRAM density, they must be solved by the DRAM manufacturers, because even if a solution for a systemic problem could be asserted for particular markets (e.g., server, where use of advanced coding techniques, extra chips, etc. is acceptable), there will always be significant DRAM chip volume in single-piece applications (e.g., consumer devices, etc.) where complex architectural solutions aren't an option. The authors have identified a contemporary disturb sensitivity in DRAMs, but as non-technologists, our community can generally only observe, not correct, such problems.

## REVIEWER EXPERTISE (?)

4. Expert in area, with highest confidence in review.

# Reviewer D -- Nothing New in RowHammer

## **Review #66D**

Modified Thursday 18 Jul 2013 12:51pm

 [Plain text](#)

PDT

### OVERALL MERIT (?)

**1.** Reject

### REVIEWER EXPERTISE (?)

**4.** Expert in area, with highest confidence in review.

### PAPER SUMMARY

The authors demonstrate that repeated activate-precharge operations on one wordline of a DRAM can disturb a few cells on adjacent wordlines. They showed that such a behavior can be caused for most DRAMs and all DRAMs of recent manufacture they tested.

### PAPER STRENGTHS

DRAM errors are getting more likely with newer generations and it is necessary to investigate their cause and mitigation in computer systems, as such the paper addresses a subtopic of a relevant problem.

### PAPER WEAKNESSES

The mechanism investigated by the authors is one of many well known disturb mechanisms. The paper does not discuss the root causes to sufficient depth and the importance of this mechanism compared to others. Overall the length of the sections restating known information is much too long in relation to new work.

### NOVELTY (?)

**2.** Insignificant novelty.  
Virtually all of the ideas are published or known.

### WRITING QUALITY (?)

**3.** Adequate

# ISCA 2014 Submission

## #41 Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

N

Accepted



639kB

21 Nov 2013 10:53:11pm CST |

f039be2735313b39304ae1c6296523867a485610

You are an **author** of this paper.

### + ABSTRACT

Memory isolation is a key property of a reliable and secure computing system --- an access to one memory address should not have unintended side effects on data stored in other [\[more\]](#)

### + AUTHORS

Y. Kim, R. Daly, J. Kim, J. Lee, C. Fallin, C. Wilkerson, O. Mutlu  
[\[details\]](#)

### + TOPICS

[Review #41A](#)  
[Review #41B](#)  
[Review #41C](#)  
[Review #41D](#)  
[Review #41E](#)  
[Review #41F](#)

OveMer	Nov	WriQua	RevConAnd
8	4	5	3
7	4	4	3
6	4	4	3
2	2	5	4
3	2	3	3
7	4	4	3

# Reviewer D – Already Done on Youtube

---

## **Review #41D**

Modified 19 Feb 2014 8:47:24pm



[Plain text](#)

CST

### **OVERALL MERIT (?)**

**2.** Reject

---

### **PAPER SUMMARY**

The authors

- 1) characterize disturbance error in commodity DRAM
- 2) identify the root cause such errors (but it's already a well know problem in DRAM community).
- 3) propose a simple architectural technique to mitigate such errors.

---

### **PAPER STRENGTHS**

The authors demonstrated the problem using the real systems

---

### **PAPER WEAKNESSES**

- 1) The disturbance error (a.k.a coupling or cross-talk noise induced error) is a known problem to the DRAM circuit community.

- 2) What you demonstrated in this paper is so called DRAM row hammering issue - you can even find a Youtube video showing this! - <http://www.youtube.com/watch?v=i3-qOSnBcdo>

- 2) The architectural contribution of this study is too insignificant.

## NOVELTY (?)

**2.** Insignificant novelty.  
Virtually all of the ideas  
are published or known.

---

## WRITING QUALITY (?)

**5.** Outstanding

---

## REVIEWER CONFIDENCE AND EXPERTISE (?)

**4.** Expert in area, with highest confidence in review.

---

## QUESTIONS FOR AUTHORS

1. There are other sources of disturbance errors How can you guarantee the errors observed by you are not from such errors?

2. You did you best on explaining why we have much fewer 1->0 error but not quite satisfied. Any other explanation?

3. Can you elaborate why we have more disturbed cells over rounds while you claim that disturbed cells are not weak cells? I'm sure this is related to device again issues

---

## DETAILED COMMENTS

This is a well written and executed paper (in particular using real systems), but I have many concerns:

1) this is a well-known problem to the DRAM community (so no novelty there); in DRAM community people use

# Reviewer D Continued...

---

2) what you did to incur disturbance is is so called "row hammering" issues - please see <http://www.youtube.com/watch?v=i3-qQSnBcdo> - a demonstration video for capturing this problem...

3) the relevance of this paper to ISCA. I feel that this paper (most part) is more appropriate to conferences like International Test Conference (ITC) or VLSI Test Symposium or Dependable Systems and Networks (DSN) at most. This is because the authors mainly dedicated the effort to the DRAM circuit characterization and test method in my view while the architectural contribution is very weak - I'm not even sure this can be published to these venues since it's a well known problem! I also assume techniques proposed to minimize disturbance error in STT-RAM and other technology can be employed here as well.



# Rebuttal to Reviewer D

\_\_\_\_Reviewer D (Comments)\_\_\_\_

---

- 1. As we acknowledge in the paper, it is true that different

types of DRAM coupling phenomena have been known to the DRAM

circuits/testing community. However, there is a clear distinction between circuits/testing techniques confined to the

\*foundry\* versus characterization/solution of a problem out in

the \*field\*. The three citations (from 10+ years ago) do \*not\*

demonstrate that disturbance errors exist in DIMMs sold then or

now. They do \*not\* provide any real data (only simulated ones),

let alone a large-scale characterization across many DIMMs from

multiple manufacturers. They do \*not\* construct an attack on

real systems, and they do \*not\* provide any solutions. Finally,

our paper \*already\* references all three citations, or their

more relevant equivalents. (The second/third citations provided

by the reviewer are on bitline-coupling, whereas we cite works

from the same authors on wordline-coupling [2, 3, 37].)

- 2. We were aware of the video from Teledyne (a test equipment

company) and have \*already\* referenced slides from the same

company [36]. In terms of their content regarding "row hammer",

the video and the slides are identical: all they mention is

that "aggressive row activations can corrupt adjacent rows".

(They then advertise how their test equipment is able to

capture a timestamped DRAM access trace, which can then be

post-processed to identify when the number of activations


exceeds a user-set threshold.) Both the video and slides do

\*not\* say that this is a real problem affecting DIMMs on the

market now. They do \*not\* provide any quantitative data, \*nor\*

real-system demonstration, \*nor\* solution.

# Reviewer E

**Review #41E** Modified 7 Feb 2014 11:08:04pm CST  [Plain text](#)

OVERALL MERIT (?)

**3.** Weak Reject

## PAPER SUMMARY

This paper studies the row disturbance problem in DRAMs. The paper includes a thorough quantitative characterization of the problem and a qualitative discussion of the source of the problem and potential solutions.

## PAPER STRENGTHS

+ The paper provides a detailed quantitative characterization of the “row hammering” problem in memories.

## PAPER WEAKNESSES

- Row Hammering appears to be well-known, and solutions have already been proposed by industry to address the issue.
- The paper only provides a qualitative analysis of solutions to the problem. A more robust evaluation is really needed to know whether the proposed solution is necessary.

NOVELTY (?)

**2.** Insignificant novelty.  
Virtually all of the ideas are published or known.

WRITING QUALITY (?)

**3.** Adequate

REVIEWER CONFIDENCE AND EXPERTISE (?)

**3.** Knowledgeable in area, and significant confidence in

but there are numerous mentions of hammering in the literature, and clearly industry has studied this problem for many years. In particular, Intel has a patent application on a memory controller technique that addresses this exact problem, with priority date June 2012:

<http://www.google.com/patents/WO2014004748A1?cl=en>

The patent application details sound very similar to solution 6 in this paper, so a more thorough comparison with solution 7 seems mandatory.

My overall feeling is that while the reliability characterization is important and interesting, a better target audience for the characterization work would be in a testing/reliability venue. The most interesting part of this paper from the ISCA point of view are the proposed solutions, but all of these are discussed in a very qualitative manner. My preference would be to see a much shorter characterization section with a much stronger and quantitative evaluation and comparison of the proposed solutions.

# Rebuttal to Reviewer

---

\*Nevertheless\*, we were able to induce a large number of DRAM disturbance errors on all the latest Intel/AMD platforms that we tested: Haswell, Ivy Bridge, Sandy Bridge, and Piledriver. (At the time of submission, we had tested only Sandy Bridge.) Importantly, the patents do \*not\* provide quantitative characterization  
\*nor\* real-system demonstration.

[R1] "Row Hammer Refresh Command." US20140006703 A1  
[R2] "Row Hammer Condition Monitoring." US20140006704 A1

\_\_\_\_Reviewer E (Comments)\_\_\_\_

After our paper was submitted, two patents that had been filed by

Intel were made public (one is mentioned by the reviewer [R1]).

Together, the two patents describe what we posed as the \*sixth\*

potential solution in our paper (Section 8). Essentially, the memory controller maintains a table of counters to track the

number of activations to recently activated rows [R2].

And if one

of the counters exceeds a certain threshold, the memory controller notifies the DRAM chips using a special command [R1].

The DRAM chips would then refresh an entire "region" of rows that

includes both the aggressor and its victim(s) [R1]. For the

patent [R1] to work, DRAM manufacturers must cooperate and

implement this special command. (It is a convenient way of

circumventing the opacity in the logical-physical mapping. If

implemented, the same command can also be used for our \*seventh\*

solution.) The limitation of this \*sixth\* solution is the storage

overhead of the counters and the extra power required to associatively search through them on every activation

(Section

8). That is why we believe our \*seventh\* solution to be more

attractive. We will cite the patents and include a more concrete

comparison between the two solutions.

# Suggestions to Reviewers

---


- Be fair; you do not know it all
- Be open-minded; you do not know it all
- Be accepting of diverse research methods: there is no single way of doing research
- Be constructive, not destructive
- Do not have double standards...

**Do not block or delay scientific progress for non-reasons**

# A Fun Reading: Food for Thought

---

- <https://www.livemint.com/science/news/could-einstein-get-published-today-11601014633853.html>



A similar process of professionalization has transformed other parts of the scientific landscape. (Central Press/Getty Images)

THE WALL STREET JOURNAL.

## Could Einstein get published today?

3 min read . Updated: 25 Sep 2020, 11:51 AM IST


The Wall Street Journal

Scientific journals and institutions have become more professionalized over the last century, leaving less room for individual style



# Aside: A Recommended Book

---



Raj Jain, "[The Art of Computer Systems Performance Analysis](#)," Wiley, 1991.

## 10.8 DECISION MAKER'S GAMES

Even if the performance analysis is correctly done and presented, it may not be enough to persuade your audience—the decision makers—to follow your recommendations. The list shown in Box 10.2 is a compilation of reasons for rejection heard at various performance analysis presentations. You can use the list by presenting it immediately and pointing out that the reason for rejection is not new and that the analysis deserves more consideration. Also, the list is helpful in getting the competing proposals rejected!

There is no clear end of an analysis. Any analysis can be rejected simply on the grounds that the problem needs more analysis. This is the first reason listed in Box 10.2. The second most common reason for rejection of an analysis and for endless debate is the workload. Since workloads are always based on the past measurements, their applicability to the current or future environment can always be questioned. Actually workload is one of the four areas of discussion that lead a performance presentation into an endless debate. These “rat holes” and their relative sizes in terms of time consumed are shown in Figure 10.26. Presenting this cartoon at the beginning of a presentation helps to avoid these areas.




FIGURE 10.26 Four issues in performance presentations that commonly lead to endless discussion.

Raj Jain, “The Art of Computer Systems Performance Analysis,” Wiley, 1991.



**Box 10.2 Reasons for Not Accepting the Results of an Analysis**

1. This needs more analysis.
2. You need a better understanding of the workload.
3. It improves performance only for long I/O's, packets, jobs, and files, and most of the I/O's, packets, jobs, and files are short.
4. It improves performance only for short I/O's, packets, jobs, and files, but who cares for the performance of short I/O's, packets, jobs, and files; its the long ones that impact the system.
5. It needs too much memory/CPU/bandwidth and memory/CPU/bandwidth isn't free.
6. It only saves us memory/CPU/bandwidth and memory/CPU/bandwidth is cheap.
7. There is no point in making the networks (similarly, CPUs/disks/...) faster; our CPUs/disks (any component other than the one being discussed) aren't fast enough to use them.
8. It improves the performance by a factor of  $x$ , but it doesn't really matter at the user level because everything else is so slow.
9. It is going to increase the complexity and cost.
10. Let us keep it simple stupid (and your idea is not stupid).
11. It is not simple. (Simplicity is in the eyes of the beholder.)
12. It requires too much state.
13. Nobody has ever done that before. (You have a new idea.)
14. It is not going to raise the price of our stock by even an eighth. (Nothing ever does, except rumors.)
15. This will violate the IEEE, ANSI, CCITT, or ISO standard.
16. It may violate some future standard.
17. The standard says nothing about this and so it must not be important.
18. Our competitors don't do it. If it was a good idea, they would have done it.
19. Our competition does it this way and you don't make money by copying others.
20. It will introduce randomness into the system and make debugging difficult.
21. It is too deterministic; it may lead the system into a cycle.
22. It's not interoperable.
23. This impacts hardware.
24. That's beyond today's technology.
25. It is not self-stabilizing.
26. Why change—it's working OK.

Raj Jain, "The Art of Computer Systems Performance Analysis," Wiley, 1991.

# Reviews **After** the Paper Was Published

---

I poked around a bit and DRAM vendors have already solved this problem. DRAM row hammering appears to be a known problem.

## CHANCE OF IMPACT (?)

**3.** Minor impact

## OVERALL MERIT (?)

**2.** Weak reject (Happy to discuss but unlikely to be chosen.)

---

## COMMENTS FOR AUTHOR

Interesting paper for those interested in DRAM issues.  
I wonder if it is possible to gain an insight into why this happens.

I seem to remember that, during the presentation at ISCA, it was pointed out that DRAM manufacturers have already fixed the problem. So where is the novelty and long term impact?

# Suggestions to Reviewers

---

- Be fair; you do not know it all
- Be open-minded; you do not know it all
- Be accepting of diverse research methods: there is no single way of doing research or writing papers
- Be constructive, not destructive
- Enable heterogeneity, but do **not** have double standards...

**Do not block or delay scientific progress for non-reasons**

# We Need to Fix the Reviewer Accountability Problem



## Main Memory Needs Intelligent Controllers

Research Community  
Needs

Accountable Reviewers

# An Interview on Research and Education

---

- Computing Research and Education (@ ISCA 2019)
  - [https://www.youtube.com/watch?v=8ffSEKZhmvo&list=PL5Q2soXY2Zi\\_4oP9LdL3cc8G6NIjD2Ydz](https://www.youtube.com/watch?v=8ffSEKZhmvo&list=PL5Q2soXY2Zi_4oP9LdL3cc8G6NIjD2Ydz)
  
- Maurice Wilkes Award Speech (10 minutes)
  - [https://www.youtube.com/watch?v=tcQ3zZ3JpuA&list=PL5Q2soXY2Zi8D\\_5MGV6EnXEJHnV2YFBJI&index=15](https://www.youtube.com/watch?v=tcQ3zZ3JpuA&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJI&index=15)

# More Thoughts and Suggestions

---

- Onur Mutlu,  
**"Some Reflections (on DRAM)"**  
*Award Speech for ACM SIGARCH Maurice Wilkes Award, at the **ISCA** Awards Ceremony, Phoenix, AZ, USA, 25 June 2019.*  
[Slides (pptx) (pdf)]  
[Video of Award Acceptance Speech (Youtube; 10 minutes) (Youku; 13 minutes)]  
[Video of Interview after Award Acceptance (Youtube; 1 hour 6 minutes) (Youku; 1 hour 6 minutes)]  
[News Article on "ACM SIGARCH Maurice Wilkes Award goes to Prof. Onur Mutlu"]
  
- Onur Mutlu,  
**"How to Build an Impactful Research Group"**  
*57th Design Automation Conference Early Career Workshop (**DAC**), Virtual, 19 July 2020.*  
[Slides (pptx) (pdf)]

Suggestion to Researchers: Principle: Passion

---

**Follow Your Passion**  
**(Do not get derailed  
by naysayers)**

---

Suggestion to Researchers: Principle: Resilience

---

**Be Resilient**

---



# Principle: Learning and Scholarship

---

Focus on  
learning and scholarship

# Principle: Learning and Scholarship

---

The quality of your work  
defines your impact

# Principle: Work Hard

---

Work Hard to  
Enable Your Passion

# Principle: Good Mindset, Goals & Focus

---

You can make a  
good impact  
on the world

# Recommended Interview on Research & Education

---

- **Computing Research and Education (@ ISCA 2019)**
  - [https://www.youtube.com/watch?v=8ffSEKZhmvo&list=PL5Q2soXY2Zi\\_4oP9LdL3cc8G6NIjD2Ydz](https://www.youtube.com/watch?v=8ffSEKZhmvo&list=PL5Q2soXY2Zi_4oP9LdL3cc8G6NIjD2Ydz)
  
- **Maurice Wilkes Award Speech (10 minutes)**
  - [https://www.youtube.com/watch?v=tcQ3zZ3JpuA&list=PL5Q2soXY2Zi8D\\_5MGV6EnXEJHnV2YFBJI&index=15](https://www.youtube.com/watch?v=tcQ3zZ3JpuA&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJI&index=15)
  
- Onur Mutlu,  
**"Some Reflections (on DRAM)"**  
*Award Speech for ACM SIGARCH Maurice Wilkes Award, at the **ISCA** Awards Ceremony, Phoenix, AZ, USA, 25 June 2019.*  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Video of Award Acceptance Speech \(Youtube; 10 minutes\)](#)] [[Youku; 13 minutes](#)]  
[[Video of Interview after Award Acceptance \(Youtube; 1 hour 6 minutes\)](#)] [[Youku; 1 hour 6 minutes](#)]  
[[News Article on "ACM SIGARCH Maurice Wilkes Award goes to Prof. Onur Mutlu"](#)]

# Recommended Interview



Interview with Onur Mutlu @ ISCA 2019 on computing research & education (after Maurice Wilkes Award)

6,749 views • Oct 19, 2019

👍 195 🗨️ 0 ➦ SHARE ⚙️ ⌂ ⌵ ⌵ ⌵



**Onur Mutlu Lectures**  
19.1K subscribers

ANALYTICS

EDIT VIDEO



# A Talk on Impactful Research & Education



The video player shows a presentation slide with the title "Applying to Grad School & Doing Impactful Research" in a green serif font, enclosed in a thin gold border. Below the title, the speaker's name "Onur Mutlu" is listed, followed by his email "omutlu@gmail.com" and a URL "https://people.inf.ethz.ch/omutlu". The date "13 June 2020" and the event "Undergraduate Architecture Mentoring Workshop @ ISCA 2021" are also displayed. At the bottom of the slide, the logos for "SAFARI", "ETH zürich", and "Carnegie Mellon" are shown. The video player interface includes a progress bar at 0:27 / 50:31, a small video feed of the speaker in the top right corner, and a bottom bar with engagement metrics (74 likes, 1 comment), share and save buttons, and a description of the panel talk at the Undergraduate Architecture Mentoring Workshop at ISCA 2021.

Applying to Grad School  
& Doing Impactful Research

Onur Mutlu  
[omutlu@gmail.com](mailto:omutlu@gmail.com)  
<https://people.inf.ethz.ch/omutlu>  
13 June 2020  
Undergraduate Architecture Mentoring Workshop @ ISCA 2021

SAFARI ETH zürich Carnegie Mellon

Arch. Mentoring Workshop @ISCA'21 - Applying to Grad School & Doing Impactful Research - Onur Mutlu  
1,563 views • Premiered Jun 16, 2021

Onur Mutlu Lectures  
17.2K subscribers

Panel talk at Undergraduate Architecture Mentoring Workshop at ISCA 2021  
(<https://sites.google.com/wisc.edu/uar...>)

## **Richard Hamming**

### **“You and Your Research”**

Transcription of the  
Bell Communications Research Colloquium Seminar  
7 March 1986

<https://safari.ethz.ch/architecture/fall2021/lib/exe/fetch.php?media=youandyourresearch.pdf>

# Computer Architecture

## Lecture 7a: The Story of RowHammer Memory Security & Reliability

Prof. Onur Mutlu

ETH Zürich

Fall 2022

20 October 2022

# Detailed Backup Slides

# Revisiting RowHammer

# RowHammer in 2020 (I)

---

- Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu,  
**"Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques"**  
*Proceedings of the 47th International Symposium on Computer Architecture (ISCA)*, Valencia, Spain, June 2020.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#) (20 minutes)]  
[[Lightning Talk Video](#) (3 minutes)]

## Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques

Jeremie S. Kim<sup>§†</sup>      Minesh Patel<sup>§</sup>      A. Giray Yağlıkçı<sup>§</sup>  
Hasan Hassan<sup>§</sup>      Roknoddin Azizi<sup>§</sup>      Lois Orosa<sup>§</sup>      Onur Mutlu<sup>§†</sup>  
<sup>§</sup>*ETH Zürich*      <sup>†</sup>*Carnegie Mellon University*



# *Revisiting RowHammer*

## *An Experimental Analysis of Modern Devices and Mitigation Techniques*

Jeremie S. Kim

Minesh Patel

A. Giray Yağlıkçı

Hasan Hassan

Roknoddin Azizi

Lois Orosa

Onur Mutlu

# **SAFARI**

# Executive Summary

- **Motivation**: Denser DRAM chips are more vulnerable to RowHammer but no characterization-based study demonstrates how vulnerability scales
- **Problem**: Unclear if existing mitigation mechanisms will remain viable for future DRAM chips that are likely to be more vulnerable to RowHammer
- **Goal**:
  1. Experimentally demonstrate how vulnerable modern DRAM chips are to RowHammer and study how this vulnerability will scale going forward
  2. Study viability of existing mitigation mechanisms on more vulnerable chips
- **Experimental Study**: First rigorous RowHammer characterization study across a broad range of DRAM chips
  - 1580 chips of different DRAM {types, technology node generations, manufacturers}
  - We find that RowHammer vulnerability worsens in newer chips
- **RowHammer Mitigation Mechanism Study**: How five state-of-the-art mechanisms are affected by worsening RowHammer vulnerability
  - Reasonable performance loss (8% on average) on modern DRAM chips
  - Scale poorly to more vulnerable DRAM chips (e.g., 80% performance loss)
- **Conclusion**: it is critical to research more effective solutions to RowHammer for future DRAM chips that will likely be even more vulnerable to RowHammer

# Motivation

- Denser DRAM chips are **more vulnerable** to RowHammer
- Three prior works [Kim+, ISCA'14], [Park+, MR'16], [Park+, MR'16], **over the last six years** provide RowHammer characterization data on real DRAM
- However, there is **no comprehensive experimental study** that demonstrates **how vulnerability scales** across DRAM types and technology node generations
- It is **unclear whether current mitigation mechanisms will remain viable** for future DRAM chips that are likely to be more vulnerable to RowHammer

# Goal


1. **Experimentally demonstrate** how vulnerable modern DRAM chips are to RowHammer and **predict how this vulnerability will scale** going forward
2. Examine the viability of current mitigation mechanisms on **more vulnerable chips**

# DRAM Testing Infrastructures

Three separate testing infrastructures

1. **DDR3:** FPGA-based SoftMC [Hassan+, HPCA'17]  
(Xilinx ML605)
2. **DDR4:** FPGA-based SoftMC [Hassan+, HPCA'17]  
(Xilinx Virtex UltraScale 95)
3. **LPDDR4:** In-house testing hardware for LPDDR4 chips

All provide fine-grained control over DRAM commands, timing parameters and temperature



# DRAM Chips Tested

DRAM type-node	Number of Chips (Modules) Tested			
	Mfr. A	Mfr. B	Mfr. C	Total
DDR3-old	56 (10)	88 (11)	28 (7)	172 (28)
DDR3-new	80 (10)	52 (9)	104 (13)	236 (32)
DDR4-old	112 (16)	24 (3)	128 (18)	264 (37)
DDR4-new	264 (43)	16 (2)	108 (28)	388 (73)
LPDDR4-1x	12 (3)	180 (45)	N/A	192 (48)
LPDDR4-1y	184 (46)	N/A	144 (36)	328 (82)

**1580** total DRAM chips tested from **300** DRAM modules

- **Three** major DRAM manufacturers {A, B, C}
- **Three** DRAM *types or standards* {DDR3, DDR4, LPDDR4}
  - LPDDR4 chips we test implement on-die ECC
- **Two** technology nodes per DRAM type {old/new, 1x/1y}
  - Categorized based on manufacturing date, datasheet publication date, purchase date, and characterization results

**Type-node:** configuration describing a chip's type and technology  
node generation: **DDR3-old/new, DDR4-old/new, LPDDR4-1x/1y**



# Effective RowHammer Characterization

To characterize our DRAM chips at **worst-case** conditions, we:


## 1. Prevent sources of interference during core test loop

- We disable:
  - **DRAM refresh**: to avoid refreshing victim row
  - **DRAM calibration events**: to minimize variation in test timing
  - **RowHammer mitigation mechanisms**: to observe circuit-level effects
- Test for **less than refresh window (32ms)** to avoid retention failures

## 2. Worst-case access sequence

- We use **worst-case** access sequence based on prior works' observations
- For each row, **repeatedly access the two directly physically-adjacent rows as fast as possible**

# Testing Methodology



DRAM\_RowHammer\_Characterization():

foreach row in DRAM:

set *victim\_row* to row

set *aggressor\_row1* to *victim\_row* - 1

set *aggressor\_row2* to *victim\_row* + 1

Disable DRAM refresh

Refresh *victim\_row*

for  $n = 1 \rightarrow HC$ : // core test loop

activate *aggressor\_row1*

activate *aggressor\_row2*

Enable DRAM refresh


Record RowHammer bit flips to storage

Restore bit flips to original values

Disable refresh to **prevent interruptions** in the core loop of our test **from refresh operations**

Induce RowHammer bit flips on a **fully charged row**

# Testing Methodology



DRAM\_RowHammer\_Characterization():

**foreach** row in DRAM:

    set *victim\_row* to row

    set *aggressor\_row1* to *victim\_row* - 1

    set *aggressor\_row2* to *victim\_row* + 1

    Disable DRAM refresh

    Refresh *victim\_row*

**for**  $n = 1 \rightarrow HC$ : // core test loop

        activate *aggressor\_row1*

        activate *aggressor\_row2*

    Enable DRAM refresh

    Record RowHammer bit flips to storage

    Restore bit flips to original values

Disable refresh to **prevent interruptions** in the core loop of our test **from refresh operations**

Induce RowHammer bit flips on a **fully charged row**

Core test loop where we alternate accesses to adjacent rows

**1 Hammer (HC) = two accesses**

Prevent further retention failures

Record bit flips for analysis

# Key Takeaways from 1580 Chips

- Chips of newer DRAM technology nodes are **more vulnerable** to RowHammer
- There are chips today whose weakest cells fail after **only 4800 hammers**
- Chips of newer DRAM technology nodes can exhibit RowHammer bit flips 1) in **more rows** and 2) **farther away** from the victim row.

# 1. RowHammer Vulnerability

*Q. Can we induce RowHammer bit flips in all of our DRAM chips?*

**All chips are vulnerable, except many DDR3 chips**

- A total of 1320 out of all 1580 chips **(84%)** are vulnerable
- Within **DDR3-old** chips, **only 12%** of chips (24/204) are vulnerable
- Within **DDR3-new** chips, **65%** of chips (148/228) are vulnerable

**Newer DRAM chips are more vulnerable to RowHammer**

# 2. Data Pattern Dependence

*Q. Are some data patterns more effective in inducing RowHammer bit flips?*


- We test **several data patterns** typically examined in prior work to identify the worst-case data pattern
- The worst-case data pattern is **consistent across chips** of the same manufacturer and DRAM type-node configuration
- We use the **worst-case data pattern** per DRAM chip to characterize each chip at **worst-case conditions** and **minimize the extensive testing time**

[More detail and figures in paper]




# 3. Hammer Count (HC) Effects

*Q. How does the Hammer Count affect the number of bit flips induced?*



Hammer Count = 2 Accesses,  
one to each adjacent row of victim

# 3. Hammer Count (HC) Effects




RowHammer bit flip rates **increase**  
when going **from old to new** DDR4 technology node generations

**RowHammer bit flip rates (i.e., RowHammer vulnerability)  
increase with technology node generation**

# 4. Spatial Effects: Row Distance


*Q. Where do RowHammer bit flips occur relative to aggressor rows?*



The number of RowHammer bit flips that occur in a given row decreases as the distance from the **victim row (row 0)** increases.

# 4. Spatial Effects: Row Distance


We normalize data by inducing a bit flip rate of  $10^{-6}$  in each chip



Chips of newer DRAM technology nodes can exhibit RowHammer bit flips 1) in **more rows** and 2) **farther away** from the victim row.

# 4. Spatial Effects: Row Distance

We plot this data for each DRAM type-node configuration per manufacturer




[More analysis in the paper]

# 4. Spatial Distribution of Bit Flips

*Q. How are RowHammer bit flips spatially distributed across a chip?*

We normalize data by inducing a bit flip rate of  $10^{-6}$  in each chip




The distribution of RowHammer bit flip density per word **changes significantly in LPDDR4 chips** from other DRAM types

At a bit flip rate of  $10^{-6}$ , a 64-bit word can contain up to **4 bit flips**.  
Even at this very low bit flip rate, a **very strong ECC** is required

# 4. Spatial Distribution of Bit Flips

We plot this data for each DRAM type-node configuration per manufacturer




[More analysis in the paper]




# 5. First RowHammer Bit Flips per Chip

*What is the minimum Hammer Count required to cause bit flips ( $HC_{first}$ )?*



# 5. First RowHammer Bit Flips per Chip


*What is the minimum Hammer Count required to cause bit flips ( $HC_{first}$ )?*



We note the different DRAM types on the x-axis: **DDR3**, **DDR4**, **LPDDR4**.


We focus on trends across chips of the same DRAM type to draw conclusions

# 5. First RowHammer Bit Flips per Chip



Newer chips from a given DRAM manufacturer  
**more** vulnerable to RowHammer

# 5. First RowHammer Bit Flips per Chip



Newer chips from a given DRAM manufacturer  
more vulnerable to RowHammer

# Key Takeaways from 1580 Chips

- Chips of newer DRAM technology nodes are **more vulnerable** to RowHammer
- There are chips today whose weakest cells fail after **only 4800 hammers**
- Chips of newer DRAM technology nodes can exhibit RowHammer bit flips 1) in **more rows** and 2) **farther away** from the victim row.

# Evaluation Methodology

- **Cycle-level simulator:** Ramulator [Kim+, CAL'15]

<https://github.com/CMU-SAFARI/ramulator>

- 4GHz, 4-wide, 128 entry instruction window
- 48 8-core workload mixes randomly drawn from SPEC CPU2006 ( $10 < \text{MPKI} < 740$ )

- **Metrics to evaluate mitigation mechanisms**


1. **DRAM Bandwidth Overhead:** fraction of total system DRAM bandwidth consumption from mitigation mechanism
2. **Normalized System Performance:** normalized weighted speedup to a 100% baseline

# Evaluation Methodology

- We evaluate **five** state-of-the-art mitigation mechanisms:
  - **Increased Refresh Rate** [Kim+, ISCA'14]
  - **PARA** [Kim+, ISCA'14]
  - **ProHIT** [Son+, DAC'17]
  - **MRLoc** [You+, DAC'19]
  - **TWiCe** [Lee+, ISCA'19]
- and **one** ideal refresh-based mitigation mechanism:
  - **Ideal**
- **More detailed descriptions in the paper on:**
  - Descriptions of mechanisms in our paper and the original publications
  - How we scale each mechanism to more vulnerable DRAM chips (lower **HC<sub>first</sub>**)




# Mitigation Mech. Eval. (Increased Refresh)




**Substantial** overhead for high  $HC_{first}$  values.

This mechanism does not support  $HC_{first} < 32k$  due to the **prohibitively high refresh rates** required


# Mitigation Mechanism Evaluation (PARA)



# Mitigation Mechanism Evaluation (ProHIT)




# Mitigation Mechanism Evaluation (MRLoc)



Models for **scaling** ProHIT and MRLoc for  $HC_{first} < 2k$  are **not provided** and how to do so is **not intuitive**


# Mitigation Mechanism Evaluation (TWiCe)



TWiCe does not support  $HC_{first} < 32k$ .


We evaluate an **ideal scalable version (TWiCe-ideal)** assuming it solves **two critical design issues**

# Mitigation Mechanism Evaluation (Ideal)



**Ideal mechanism** issues a refresh command to a row **only right before** the row can potentially experience a RowHammer bit flip


# Mitigation Mechanism Evaluation



**PARA, ProHIT, and MRLoc** mitigate RowHammer bit flips  
in **worst chips** today with reasonable system performance  
(92%, 100%, 100%)




# Mitigation Mechanism Evaluation



Only PARA's design scales to low  $HC_{first}$  values  
but has **very low normalized system performance**

# Mitigation Mechanism Evaluation



**Ideal** mechanism is **significantly better** than any existing mechanism for  $HC_{first} < 1024$

**Significant opportunity** for developing a RowHammer solution with **low performance overhead** that supports low  $HC_{first}$

# Key Takeaways from Mitigation Mechanisms

- Existing RowHammer mitigation mechanisms can prevent RowHammer attacks with **reasonable system performance overhead** in DRAM chips today
- Existing RowHammer mitigation mechanisms **do not scale well** to DRAM chips more vulnerable to RowHammer
- There is still **significant opportunity** for developing a mechanism that is **scalable with low overhead**

# Additional Details in the Paper

- **Single-cell RowHammer bit flip probability**
- More details on our **data pattern dependence** study
- Analysis of **Error Correcting Codes (ECC)** in mitigating RowHammer bit flips
- Additional **observations** on our data
- **Methodology details** for characterizing DRAM
- Further discussion on comparing data across different infrastructures
- **Discussion on scaling** each mitigation mechanism

# RowHammer Solutions Going Forward

**Two** promising directions for new RowHammer solutions:

## 1. DRAM-system cooperation

- We believe the DRAM and system should cooperate more to provide a **holistic** solution can prevent RowHammer at **low cost**

## 2. Profile-guided

- Accurate **profile of RowHammer-susceptible cells** in DRAM provides a powerful substrate for building **targeted** RowHammer solutions, e.g.:
  - Only increase the refresh rate for rows containing RowHammer-susceptible cells
- A **fast and accurate** profiling mechanism is a key research challenge for developing low-overhead and scalable RowHammer solutions

# Conclusion

- We characterized **1580 DRAM** chips of different DRAM types, technology nodes, and manufacturers.
- We studied **five** state-of-the-art RowHammer mitigation mechanisms and an ideal refresh-based mechanism
- We made **two key observations**
  1. **RowHammer is getting much worse.** It takes much fewer hammers to induce RowHammer bit flips in newer chips
    - e.g., **DDR3**: 69.2k to 22.4k, **DDR4**: 17.5k to 10k, **LPDDR4**: 16.8k to 4.8k
  2. **Existing mitigation mechanisms do not scale** to DRAM chips that are more vulnerable to RowHammer
    - e.g., 80% performance loss when the hammer count to induce the first bit flip is 128
- We **conclude** that it is **critical** to do more research on RowHammer and develop scalable mitigation mechanisms to prevent RowHammer in future systems

# *Revisiting RowHammer*

## *An Experimental Analysis of Modern Devices and Mitigation Techniques*

Jeremie S. Kim

Minesh Patel

A. Giray Yağlıkçı

Hasan Hassan

Roknoddin Azizi

Lois Orosa

Onur Mutlu

# **SAFARI**



# Revisiting RowHammer in 2020 (I)

---

- Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu,  
**"Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques"**  
*Proceedings of the 47th International Symposium on Computer Architecture (ISCA)*, Valencia, Spain, June 2020.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#) (20 minutes)]  
[[Lightning Talk Video](#) (3 minutes)]

## Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques

Jeremie S. Kim<sup>§†</sup>      Minesh Patel<sup>§</sup>      A. Giray Yağlıkçı<sup>§</sup>  
Hasan Hassan<sup>§</sup>      Roknoddin Azizi<sup>§</sup>      Lois Orosa<sup>§</sup>      Onur Mutlu<sup>§†</sup>  
<sup>§</sup>*ETH Zürich*      <sup>†</sup>*Carnegie Mellon University*

TRRespass

# RowHammer in 2020 (II)

---

- Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi,  
**"TRRespass: Exploiting the Many Sides of Target Row Refresh"**  
*Proceedings of the 41st IEEE Symposium on Security and Privacy (S&P)*, San Francisco, CA, USA, May 2020.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lecture Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#)] (17 minutes)  
[[Lecture Video](#)] (59 minutes)  
[[Source Code](#)]  
[[Web Article](#)]  
***Best paper award.***  
***Pwnie Award 2020 for Most Innovative Research.*** [Pwnie Awards 2020](#)

## TRRespass: Exploiting the Many Sides of Target Row Refresh


Pietro Frigo<sup>\*†</sup>   Emanuele Vannacci<sup>\*†</sup>   Hasan Hassan<sup>§</sup>   Victor van der Veen<sup>¶</sup>  
Onur Mutlu<sup>§</sup>   Cristiano Giuffrida<sup>\*</sup>   Herbert Bos<sup>\*</sup>   Kaveh Razavi<sup>\*</sup>

# TRRespass


---

- First work to show that TRR-protected DRAM chips are vulnerable to RowHammer in the field
  - Mitigations advertised as secure are not secure
- Introduces the Many-sided RowHammer attack
  - Idea: Hammer many rows to bypass TRR mitigations (e.g., by overflowing proprietary TRR tables that detect aggressor rows)
- (Partially) reverse-engineers the TRR and pTRR mitigation mechanisms implemented in DRAM chips and memory controllers
- Provides an automatic tool that can effectively create many-sided RowHammer attacks in DDR4 and LPDDR4(X) chips

# Example Many-Sided Hammering Patterns



(a) Assisted double-sided




(b) 4-sided

**Fig. 12:** Hammering patterns discovered by *TRRespass*. Aggressor rows are in red (■) and victim rows are in blue (■).

# Target Row Refresh (TRR)

- How does it work?
  1. *Track* activation count of each DRAM row
  2. *Refresh* neighbor rows if row activation count exceeds a threshold
  - Many possible implementations in practice
  - Security through obscurity
- In-DRAM TRR
  - Embedded in the DRAM circuitry, i.e., not exposed to the memory controller

# Timeline of TRR Implementations






# Our Goals


- Reverse engineer in-DRAM TRR to demystify how it works
- Bypass TRR protection
  - A Novel hammering pattern: **The Many-sided RowHammer**
  - Hammering up to **20 aggressor rows** allows bypassing TRR
- Automatically test memory devices: **TRRespass**
  - Automate hammering pattern generation

# Infrastructures to Understand Such Issues



# SoftMC: Open Source DRAM Infrastructure

- Hasan Hassan et al., “**SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies**,” HPCA 2017.
- Flexible
- Easy to Use (C++ API)
- Open-source  
[github.com/CMU-SAFARI/SoftMC](https://github.com/CMU-SAFARI/SoftMC)





- <https://github.com/CMU-SAFARI/SoftMC>

## **SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies**

Hasan Hassan<sup>1,2,3</sup>   Nandita Vijaykumar<sup>3</sup>   Samira Khan<sup>4,3</sup>   Saugata Ghose<sup>3</sup>   Kevin Chang<sup>3</sup>  
Gennady Pekhimenko<sup>5,3</sup>   Donghyuk Lee<sup>6,3</sup>   Oguz Ergin<sup>2</sup>   Onur Mutlu<sup>1,3</sup>

<sup>1</sup>*ETH Zürich*   <sup>2</sup>*TOBB University of Economics & Technology*   <sup>3</sup>*Carnegie Mellon University*  
<sup>4</sup>*University of Virginia*   <sup>5</sup>*Microsoft Research*   <sup>6</sup>*NVIDIA Research*

# Components of In-DRAM TRR

---

## ■ **Sampler**

- Tracks aggressor rows activations
- Design options:
  - Frequency based (record every  $N^{\text{th}}$  row activation)
  - Time based (record first  $N$  row activations)
  - Random seed (record based on a coin flip)
- **Regardless, the sampler has a limited size**

## ■ **Inhibitor**


- Prevents bit flips by refreshing victim rows
  - The latency of performing victim row refreshes is squeezed into slack time available in  $tRFC$  (i.e., the latency of regular **Refresh** command)

# Case Study: Vendor C

---


How big is the sampler?

- Pick **N** aggressor rows
- Perform a series of hammers (i.e., activations of aggressors)
  - **8K activations**
- After each series of hammers, issue **R refreshes**
- **10 Rounds**




# Case Study: Vendor C

---






# Case Study: Vendor C




# Case Study: Vendor C




1. The TRR mitigation **acts on a refresh command**

# Case Study: Vendor C




# Case Study: Vendor C




2. The mitigation **can sample more than one aggressor** per refresh interval
3. The mitigation **can refresh only a single victim** within a refresh operation

# Case Study: Vendor C




# Case Study: Vendor C



4. Sweeping the number of refresh operations and aggressor rows while hammering reveals the sampler size

# Many-Sided Hammering



**Fig. 9: Refreshes vs. Bit Flips.** Module  $C_{12}$ : Number of bit flips detected when sending  $r$  refresh commands to the module. We report this for different number of aggressor rows ( $n$ ). For example, when hammering 5 rows, followed by sending 2 refreshes, we find 1,710 bit flips. This figure shows that the number of bit flips stabilizes for  $r \geq 4$ , implying that the size of the sampler may be 4.




# Some Observations

**Observation 1:** The TRR mitigation acts (i.e., carries out a targeted refresh) on **every** refresh command.


**Observation 2:** The mitigation can sample **more than one** aggressor per refresh interval.

**Observation 3:** The mitigation can refresh only a **single** victim within a refresh operation (i.e., time  $\tau_{RFC}$ ).

**Observation 4:** Sweeping the number of refresh operations and aggressor rows while hammering reveals the sampler size.



(a) Assisted double-sided



(b) 4-sided


**Fig. 12:** Hammering patterns discovered by *TRRespass*. Aggressor rows are in red (■) and victim rows are in blue (■).

# Case Study: Vendor C


---

Hammering using the default refresh rate


$$t_{REFI} = 7.8 \mu s$$




# BitFlips vs. Number of Aggressor Rows



**Fig. 10: Bit flips vs. number of aggressor rows.** Module  $C_{12}$ : Number of bit flips in bank 0 as we vary the number of aggressor rows. Using SoftMC, we refresh DRAM with standard  $t_{REFI}$  and run the tests until each aggressor rows is hammered 500K times.



**Fig. 11: Bit flips vs. number of aggressor rows.** Module  $A_{15}$ : Number of bit flips in bank 0 as we vary the number of aggressor rows. Using SoftMC, we refresh DRAM with standard  $t_{REFI}$  and run the tests until each aggressor rows is hammered 500K times.



**Fig. 13: Bit flips vs. number of aggressor rows.** Module  $A_{10}$ : Number of bit flips triggered with  $N$ -sided RowHammer for varying number of  $N$  on Intel Core i7-7700K. Each aggressor row is one row away from the closest aggressor row (i.e., VAVAVA... configuration) and aggressor rows are hammered in a round-robin fashion.

# TRRespass Vulnerable DRAM Modules

TABLE II: *TRRespass* results. We report the number of patterns found and bit flips detected for the 42 DRAM modules in our set.

Module	Date (yy-ww)	Freq. (MHz)	Size (GB)	Organization			MAC	Found Patterns	Best Pattern	Corruptions			Double Refresh
				Ranks	Banks	Pins				Total	1 → 0	0 → 1	
$\mathcal{A}_{0,1,2,3}$	16-37	2132	4	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{A}_4$	16-51	2132	4	1	16	×8	UL	4	9-sided	7956	4008	3948	—
$\mathcal{A}_5$	18-51	2400	4	1	8	×16	UL	—	—	—	—	—	—
$\mathcal{A}_{6,7}$	18-15	2666	4	1	8	×16	UL	—	—	—	—	—	—
$\mathcal{A}_8$	17-09	2400	8	1	16	×8	UL	33	19-sided	20808	10289	10519	—
$\mathcal{A}_9$	17-31	2400	8	1	16	×8	UL	33	19-sided	24854	12580	12274	—
$\mathcal{A}_{10}$	19-02	2400	16	2	16	×8	UL	488	10-sided	11342	1809	11533	✓
$\mathcal{A}_{11}$	19-02	2400	16	2	16	×8	UL	523	10-sided	12830	1682	11148	✓
$\mathcal{A}_{12,13}$	18-50	2666	8	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{A}_{14}$	19-08 <sup>†</sup>	3200	16	2	16	×8	UL	120	14-sided	32723	16490	16233	—
$\mathcal{A}_{15}^{\ddagger}$	17-08	2132	4	1	16	×8	UL	2	9-sided	22397	12351	10046	—
$\mathcal{B}_0$	18-11	2666	16	2	16	×8	UL	2	3-sided	17	10	7	—
$\mathcal{B}_1$	18-11	2666	16	2	16	×8	UL	2	3-sided	22	16	6	—
$\mathcal{B}_2$	18-49	3000	16	2	16	×8	UL	2	3-sided	5	2	3	—
$\mathcal{B}_3$	19-08 <sup>†</sup>	3000	8	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{B}_{4,5}$	19-08 <sup>†</sup>	2666	8	2	16	×8	UL	—	—	—	—	—	—
$\mathcal{B}_{6,7}$	19-08 <sup>†</sup>	2400	4	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{B}_8^{\diamond}$	19-08 <sup>†</sup>	2400	8	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{B}_9^{\diamond}$	19-08 <sup>†</sup>	2400	8	1	16	×8	UL	2	3-sided	12	—	12	✓
$\mathcal{B}_{10,11}$	16-13 <sup>†</sup>	2132	8	2	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_{0,1}$	18-46	2666	16	2	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_{2,3}$	19-08 <sup>†</sup>	2800	4	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_{4,5}$	19-08 <sup>†</sup>	3000	8	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_{6,7}$	19-08 <sup>†</sup>	3000	16	2	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_8$	19-08 <sup>†</sup>	3200	16	2	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_9$	18-47	2666	16	2	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_{10,11}$	19-04	2933	8	1	16	×8	UL	—	—	—	—	—	—
$\mathcal{C}_{12}^{\ddagger}$	15-01 <sup>†</sup>	2132	4	1	16	×8	UT	25	10-sided	190037	63904	126133	✓
$\mathcal{C}_{13}^{\ddagger}$	18-49	2132	4	1	16	×8	UT	3	9-sided	694	239	455	—

<sup>†</sup> The module does not report manufacturing date. Therefore, we report purchase date as an approximation.

<sup>‡</sup> Analyzed using the FPGA-based SoftMC.

<sup>◊</sup> The system runs with double refresh frequency in standard conditions. We configured the refresh interval to be 64 *ms* in the BIOS settings.

UL = Unlimited

UT = Untested

# TRRespass Vulnerable Mobile Phones

**TABLE III: LPDDR4(X) results.** Mobile phones tested against *TRRespass* on ARMv8 sorted by production date. We found bit flip inducing RowHammer patterns on 5 out of 13mobile phones.

<i>Mobile Phone</i>	<i>Year</i>	<i>SoC</i>	<i>Memory (GB)</i>	<i>Found Patterns</i>
Google Pixel	2016	MSM8996	4 <sup>†</sup>	✓
Google Pixel 2	2017	MSM8998	4	—
Samsung G960F/DS	2018	Exynos 9810	4	—
Huawei P20 DS	2018	Kirin 970	4	—
Sony XZ3	2018	SDM845	4	—
HTC U12+	2018	SDM845	6	—
LG G7 ThinQ	2018	SDM845	4 <sup>†</sup>	✓
Google Pixel 3	2018	SDM845	4	✓
Google Pixel 4	2019	SM8150	6	—
OnePlus 7	2019	SM8150	8	✓
Samsung G970F/DS	2019	Exynos 9820	6	✓
Huawei P30 DS	2019	Kirin 980	6	—
Xiaomi Redmi Note 8 Pro	2019	Helio G90T	6	—

<sup>†</sup> LPDDR4 (not LPDDR4X)

# TRRespass Based RowHammer Attack

**TABLE IV: Time to exploit.** Time to find the first exploitable template on two sample modules from each DRAM vendor.

<i>Module</i>	$\tau$ (ms)	<i>PTE</i> [81]	<i>RSA-2048</i> [79]	<i>sudo</i> [27]
$\mathcal{A}_{14}$	188.7	4.9s	6m 27s	—
$\mathcal{A}_4$	180.8	38.8s	39m 28s	—
$\mathcal{B}_1$	360.7	—	—	—
$\mathcal{B}_2$	331.2	—	—	—
$\mathcal{C}_{12}$	300.0	2.3s	74.6s	54m16s
$\mathcal{C}_{13}$	180.9	3h 15m	—	—

$\tau$ : Time to template a single row: time to fill the victim and aggressor rows + hammer time + time to scan the row.



# TRRespass Key Results

---

- 13 out of 42 tested DDR4 DRAM modules are vulnerable
  - From all 3 major manufacturers
  - 3-, 9-, 10-, 14-, 19-sided hammer attacks needed
- 5 out of 13 mobile phones tested vulnerable
  - From 4 major manufacturers
  - With LPDDR4(X) DRAM chips
- These results are scratching the surface
  - TRRespass tool is not exhaustive
  - There is a lot of room for uncovering more vulnerable chips and phones



RowHammer is still  
an open problem

Security by obscurity  
is likely not a good solution

# More on TRRespass

---

- Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi,  
**"TRRespass: Exploiting the Many Sides of Target Row Refresh"**  
*Proceedings of the 41st IEEE Symposium on Security and Privacy (S&P)*, San Francisco, CA, USA, May 2020.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lecture Slides \(pptx\)](#)] [[pdf](#)]  
[[Talk Video](#)] (17 minutes)  
[[Lecture Video](#)] (59 minutes)  
[[Source Code](#)]  
[[Web Article](#)]  
***Best paper award.***  
***Pwnie Award 2020 for Most Innovative Research.*** [Pwnie Awards 2020](#)

## TRRespass: Exploiting the Many Sides of Target Row Refresh

Pietro Frigo<sup>\*†</sup>   Emanuele Vannacci<sup>\*†</sup>   Hasan Hassan<sup>§</sup>   Victor van der Veen<sup>¶</sup>  
Onur Mutlu<sup>§</sup>   Cristiano Giuffrida<sup>\*</sup>   Herbert Bos<sup>\*</sup>   Kaveh Razavi<sup>\*</sup>

# BlockHammer Solution

# BlockHammer Solution in 2021

- A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu,

**"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows"**

*Proceedings of the 27th International Symposium on High-Performance Computer Architecture (HPCA)*, Virtual, February-March 2021.

[[Slides \(pptx\)](#) ([pdf](#))]

[[Short Talk Slides \(pptx\)](#) ([pdf](#))]

[[Intel Hardware Security Academic Awards Short Talk Slides \(pptx\)](#) ([pdf](#))]

[[Talk Video](#) (22 minutes)]

[[Short Talk Video](#) (7 minutes)]

[[Intel Hardware Security Academic Awards Short Talk Video](#) (2 minutes)]

[[BlockHammer Source Code](#)]

***Intel Hardware Security Academic Award Finalist (one of 4 finalists out of 34 nominations)***

## BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı<sup>1</sup> Minesh Patel<sup>1</sup> Jeremie S. Kim<sup>1</sup> Roknoddin Azizi<sup>1</sup> Ataberk Olgun<sup>1</sup> Lois Orosa<sup>1</sup>  
Hasan Hassan<sup>1</sup> Jisung Park<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Taha Shahroodi<sup>1</sup> Saugata Ghose<sup>2</sup> Onur Mutlu<sup>1</sup>

<sup>1</sup>ETH Zürich

<sup>2</sup>University of Illinois at Urbana-Champaign

# *BlockHammer*

## *Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows*

**Abdullah Giray Yağlıkçı**

Minesh Patel   Jeremie S. Kim   Roknoddin Azizi

Ataberk Olgun   Lois Orosa   Hasan Hassan   Jisung Park

Konstantinos Kanellopoulos   Taha Shahroodi

Saugata Ghose\*   Onur Mutlu

# **SAFARI**

# Executive Summary

- **Motivation**: RowHammer is a worsening DRAM reliability and security problem
- **Problem**: Mitigation mechanisms have limited support for current/future chips
  - **Scalability** with worsening RowHammer vulnerability
  - **Compatibility** with commodity DRAM chips
- **Goal**: **Efficiently** and **scalably** prevent RowHammer bit-flips **without** knowledge of or modifications to DRAM internals
- **Key Idea**: Selectively throttle memory accesses that may cause RowHammer bit-flips
- **Mechanism**: BlockHammer
  - **Tracks** activation rates of all rows by using area-efficient Bloom filters
  - **Throttles** row activations that could cause RowHammer bit flips
  - **Identifies and throttles** threads that perform RowHammer attacks
- **Scalability with Worsening RowHammer Vulnerability**:
  - **Competitive** with state-of-the-art mechanisms **when there is no attack**
  - **Superior** performance and DRAM energy **when a RowHammer attack is present**
- **Compatibility with Commodity DRAM Chips**:
  - **No proprietary information** of DRAM internals
  - **No modifications** to DRAM circuitry

# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion



# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer


RowBlocker

AttackThrottler

Evaluation

Conclusion


# Organizing and Accessing DRAM Cells



A DRAM cell consists of a **capacitor** and an **access transistor**


A row needs to be **activated** to access its content

# DRAM Refresh



Periodic **refresh operations** preserve stored data

# The RowHammer Phenomenon



Repeatedly **opening** (activating) and **closing** (precharging) a DRAM row causes **RowHammer bit flips** in nearby cells

# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker


AttackThrottler

Evaluation


Conclusion

# RowHammer Mitigation Approaches


- Increased refresh rate




- Physical isolation



- Reactive refresh



- Proactive throttling  
**SAFARI**



Fewer activations can be performed

# Two Key Challenges

1

## **Scalability**

with worsening RowHammer vulnerability

2

## **Compatibility**

with commodity DRAM chips



# Scalability


## with Worsening RowHammer Vulnerability

- DRAM chips are more vulnerable to RowHammer today
- RowHammer bit-flips occur at much lower activation counts  
(more than an order of magnitude decrease):
  - 139.2K [Y. Kim+, ISCA 2014]
  - 9.6K [J. S. Kim+, ISCA 2020]
- RowHammer blast radius has increased by 33%:
  - 9 rows [Y. Kim+, ISCA 2014]
  - 12 rows [J. S. Kim+, ISCA 2020]
- In-DRAM mitigation mechanisms are ineffective [Frigo+, S&P 2020]


**RowHammer is a more serious problem than ever**

# Mitigation Approaches with Worsening RowHammer Vulnerability


- Increased refresh rate



- Physical isolation



- Reactive refresh




- Proactive throttling




More aggressively throttles row activations

# Mitigation Approaches with Worsening RowHammer Vulnerability

- Increased refresh rate




- Physical isolation




**Mitigation mechanisms face the challenge of scalability with worsening RowHammer**

- Reactive refresh



- Proactive throttling



More aggressively throttles row activations

# Two Key Challenges

1

## **Scalability**

with worsening RowHammer vulnerability


2

## **Compatibility**

with commodity DRAM chips

# Compatibility

## with Commodity DRAM Chips



# Compatibility

## with Commodity DRAM Chips


Vendors apply in-DRAM mapping for two reasons:

- **Design Optimizations:** By simplifying DRAM circuitry to provide better density, performance, and power
- **Yield Improvement:** By mapping faulty rows and columns to redundant ones
- In-DRAM mapping scheme includes insights into **chip design** and **manufacturing quality**


**In-DRAM mapping is proprietary information**

# RowHammer Mitigation Approaches


- Increased refresh rate



- Physical isolation



- Reactive refresh



Identifying **victim** and **isolation** rows requires **proprietary** knowledge of **in-DRAM mapping**



# Our Goal

To prevent RowHammer **efficiently and scalably**  
*without knowledge of or modifications to* DRAM internals

# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

# BlockHammer

## Key Idea

**Selectively throttle** memory accesses  
that may cause **RowHammer** bit-flips

# BlockHammer

## Overview of Approach

### RowBlocker

**Tracks** row activation rates using area-efficient Bloom filters

**Blacklists** rows that are activated at a high rate

**Throttles** activations targeting a blacklisted row

**No row can be activated at a high enough rate to induce bit-flips**

### AttackThrottler

**Identifies** threads that perform a RowHammer attack

**Reduces** memory bandwidth usage of identified threads

**Greatly reduces the performance degradation and energy wastage a RowHammer attack inflicts on a system**

# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation


Conclusion

# RowBlocker

- Modifies the memory request scheduler to **throttle** row activations
- **Blacklists** rows with a high activation rate and **delays** subsequent activations targeting blacklisted rows


Memory  
Request  
Scheduler

## RowBlocker




# RowBlocker

- Blocks a row activation if the row is **both** blacklisted and recently activated



# RowBlocker

- When a row activation is performed, both **RowBlocker-BL** and **RowBlocker-HB** are updated with the row activation information






# RowBlocker-BL


## Blacklisting Logic

- **Blacklists** a row when the row's activation count in a time window exceeds a threshold
- Employs **two counting Bloom filters** for area-efficient activation rate tracking



# Counting Bloom Filters


- Blacklisting logic counts activations using counting Bloom filters
- A row's activation count
  - **can be** observed more than it is (**false positive**)
  - **cannot be** observed less than it is (**no false negative**)
- To avoid saturating counters, we use a time-interleaving approach



# RowBlocker-BL

## Blacklisting Logic


- Blacklisting logic employs **two counting Bloom filters**
- A new row activation is **inserted in both filters**
- Only one filter (**active filter**) responds to test queries
- The active filter changes at every epoch



# RowBlocker-BL


## Blacklisting Logic

- Blacklisting logic employs **two counting Bloom filters**
- A new row activation is **inserted in both filters**
- Only one filter (**active filter**) responds to test queries
- The active filter changes at every epoch
- Blacklists a row if its activation count reaches the **blacklisting threshold ( $N_{BL}$ )**



# Limiting the Row Activation Rate

- The activation rate is **RowHammer-safe** if it is smaller than or equal to **RowHammer threshold ( $N_{RH}$ )** activations in a **refresh window ( $t_{REFW}$ )**
- RowBlocker limits the **activation count ( $N_{CBF}$ )** in a **CBF's lifetime ( $t_{CBF}$ )**  
*Activation Rate in a  $t_{CBF} \leq N_{RH}$  activations in a refresh window ( $t_{REFW}$ )*




# Limiting the Row Activation Rate

- The activation rate is **RowHammer-safe** if it is smaller than or equal to **RowHammer threshold** ( $N_{RH}$ ) activations in a **refresh window** ( $t_{REFW}$ )
- RowBlocker limits the **activation count** ( $N_{CBF}$ ) in a **CBF's lifetime** ( $t_{CBF}$ )  
*Activation Rate in a  $t_{CBF} \leq N_{RH}$  activations in a refresh window ( $t_{REFW}$ )*

## RowHammer Safety Constraint

$$N_{CBF} / t_{CBF} \leq N_{RH} / t_{REFW}$$





# RowBlocker-HB

## Limiting the Row Activation Rate

- Ensures that all rows experience a **RowHammer-safe activation rate**

$$N_{CBF}/t_{CBF} \leq N_{RH}/t_{REFW}$$




- We limit  $N_{CBF}$  by configuring  $t_{Delay}$ :  $N_{CBF} \leq N_{BL} + \frac{t_{CBF} - (t_{RC} \times N_{BL})}{t_{Delay}}$

# RowBlocker-HB

## Delaying Row Activations

- RowBlocker-HB ensures **no subsequent blacklisted row activation** is performed sooner than  $t_{Delay}$



- RowBlocker-HB implements **a history buffer** for row activations that can fit in a  $t_{Delay}$  time window
- A blacklisted row activation **is blocked** as long as a valid activation record of the row exists in the history buffer

**No row** can be activated **at a high enough rate** to induce bit-flips



# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker


AttackThrottler

Evaluation

Conclusion

# AttackThrottler


- Tackles a RowHammer attack's **performance degradation** and **energy wastage** on a system
- A RowHammer attack intrinsically keeps activating **blacklisted rows**
- **RowHammer Likelihood Index (RHLI)**: Number of activations that target blacklisted rows (normalized to maximum possible activation count)



**RHLI is larger** when the thread's access pattern is more **similar to a RowHammer attack**

# AttackThrottler

- Applies a smaller quota to a thread's in-flight request count as RHLI increases



- Reduces a RowHammer attack's **memory bandwidth consumption**, enabling a larger memory bandwidth for **concurrent benign applications**

Greatly reduces the **performance degradation** and **energy wastage** a RowHammer attack inflicts on a system

- RHLI can also be used as a **RowHammer attack indicator** by the system software

# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

# Evaluation

## BlockHammer's Hardware Complexity

- We analyze **six state-of-the-art mechanisms** and **BlockHammer**
- We calculate **area**, **access energy**, and **static power** consumption\*

	Mitigation Mechanism	SRAM KB	CAM KB	Area mm <sup>2</sup>	%CPU	Access Energy pJ	Static Power mW
$N_{RH}=32K$	BlockHammer	51.48	1.73	0.14	0.06	20.30	22.27
	PARA [73]	-	-	<0.01	-	-	-
	ProHIT [137]	-	0.22	<0.01	<0.01	3.67	0.14
	MRLoc [161]	-	0.47	<0.01	<0.01	4.44	0.21
	CBT [132]	16.00	8.50	0.20	0.08	9.13	35.55
	TWiCe [84]	23.10	14.02	0.15	0.06	7.99	21.28
	Graphene [113]	-	5.22	0.04	0.02	40.67	3.11

BlockHammer is **low cost** and **competitive**  
with state-of-the-art mechanisms

\*Assuming a high-end 28-core Intel Xeon processor system with 4-channel single-rank DDR4 DIMMs with a RowHammer threshold (NRH) of 32K

# Evaluation

## BlockHammer's Hardware Complexity

Mitigation Mechanism		SRAM KB	CAM KB	Area mm <sup>2</sup>	%CPU	Access Energy pJ	Static Power mW
$N_{RH}=32K$	BlockHammer	51.48	1.73	0.14	0.06	20.30	22.27
	PARA [73]	-	-	<0.01	-	-	-
	ProHIT [137]	-	0.22	<0.01	<0.01	3.6	0.1
	MRLoc [161]	-	0.47	<0.01	<0.01	4.4	0.1
	CBT [132]	16.00	8.50	0.20	0.08	9.13	35.55
	TWiCe [84]	23.10	14.02	0.15	0.06	7.99	21.28
$N_{RH}=1K$	Graphene [113]	-	5.22	0.04	0.02	40.67	3.11
	BlockHammer	441.33	55.58	1.57	0.64	99.64	220.99
	PARA [73]	-	-	<0.01	-	-	-
	ProHIT [137]	x	x	x	x	x	x
	MRLoc [161]	x	x	x	x	x	x
	CBT [132]	512.00	272.00	3.95	1.60	127.93	535.50
	TWiCe [84]	738.32	448.27	5.17	2.10	124.79	631.98
	Graphene [113]	-	166.03	1.14	0.46	917.55	93.96

BlockHammer's hardware complexity **scales more efficiently** than state-of-the-art mechanisms

# Evaluation

## Performance and DRAM Energy


- Cycle-level simulations using **Ramulator** and **DRAMPower**
- System Configuration:

<b>Processor</b>	3.2 GHz, {1,8} core, 4-wide issue, 128-entry instr. window
<b>LLC</b>	64-byte cacheline, 8-way set-associative, {2,16} MB
<b>Memory scheduler</b>	FR-FCFS
<b>Address mapping</b>	Minimalistic Open Pages
<b>DRAM</b>	DDR4 1 channel, 1 rank, 4 bank group, 4 banks per bank group
<b>RowHammer Threshold</b>	32K
- Single-Core Benign Workloads:
  - 22 SPEC CPU 2006
  - 4 YCSB Disk I/O
  - 2 Network Accelerator Traces
  - 2 Bulk Data Copy with Non-Temporal Hint (movnti)
- Randomly Chosen Multiprogrammed Workloads:
  - 125 workloads containing **8 benign applications**
  - 125 workloads containing **7 benign applications** and **1 RowHammer attack thread**

# Evaluation

## Performance and DRAM Energy

- We classify **single-core workloads** into **three categories** based on row buffer conflicts per thousand instructions



- No application's row activation count exceeds BlockHammer's blacklisting threshold ( $N_{BL}$ )

BlockHammer does not incur **performance** or **DRAM energy** overheads for single-core benign applications




# Evaluation

## Performance and DRAM Energy


- System throughput (weighted speedup)
- Job turnaround time (harmonic speedup)
- Unfairness (maximum slowdown)
- DRAM energy consumption

No  
RowHammer  
Attack



BlockHammer introduces **very low** performance (<0.5%) and DRAM energy (<0.4%) overheads

RowHammer  
Attack  
Present




BlockHammer **significantly increases** benign application performance (by 45% on average) and **reduces** DRAM energy consumption (by 29% on average)


# Evaluation

## Scaling with RowHammer Vulnerability

- System throughput (weighted speedup)
- Job turnaround time (harmonic speedup)
- Unfairness (maximum slowdown)
- DRAM energy consumption



BlockHammer's performance and energy overheads remain **negligible** (<0.6%)



BlockHammer scalably provides **much higher performance** (71% on average) and **lower energy consumption** (32% on average) than state-of-the-art mechanisms

# More in the Paper

- Security Proof
  - Mathematically represent **all possible** access patterns
  - We show that **no row can be activated high-enough times** to induce bit-flips when BlockHammer is configured correctly
- Addressing **Many-Sided Attacks**
- Evaluation of **14 mechanisms** representing **four mitigation approaches**
  - Comprehensive Protection
  - Compatibility with Commodity DRAM Chips
  - Scalability with RowHammer Vulnerability
  - Deterministic Protection

Approach	Mechanism	Comprehensive Protection	Compatible w/ Commodity DRAM Chips	Scaling with RowHammer Vulnerability	Deterministic Protection
	Increased Refresh Rate [2, 73]	✓	✓	✗	✓
Physical Isolation	CATT [14]	✗	✗	✗	✓
	GuardION [148]	✗	✗	✗	✓
	ZebRAM [78]	✗	✗	✗	✓
Reactive Refresh	ANVIL [5]	✗	✗	✗	✓
	PARA [73]	✓	✗	✗	✗
	PRoHIT [137]	✓	✗	✗	✗
	MRLoc [161]	✓	✗	✗	✗
	CBT [132]	✓	✗	✗	✓
	TWiCe [84]	✓	✗	✗	✓
	Graphene [113]	✓	✗	✓	✓
Proactive Throttling	Naive Thrott. [102]	✓	✓	✗	✓
	Thrott. Supp. [40]	✓	✗	✗	✓
	<b>BlockHammer</b>	✓	✓	✓	✓

# Outline

DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

# Conclusion

- **Motivation**: RowHammer is a worsening DRAM reliability and security problem
- **Problem**: Mitigation mechanisms have limited support for current/future chips
  - **Scalability** with worsening RowHammer vulnerability
  - **Compatibility** with commodity DRAM chips
- **Goal**: **Efficiently** and **scalably** prevent RowHammer bit-flips  
**without** knowledge of or modifications to DRAM internals
- **Key Idea**: Selectively throttle memory accesses that may cause RowHammer bit-flips
- **Mechanism**: BlockHammer
  - **Tracks** activation rates of all rows by using area-efficient Bloom filters
  - **Throttles** row activations that could cause RowHammer bit flips
  - **Identifies and throttles** threads that perform RowHammer attacks
- **Scalability with Worsening RowHammer Vulnerability**:
  - **Competitive** with state-of-the-art mechanisms **when there is no attack**
  - **Superior** performance and DRAM energy **when a RowHammer attack is present**
- **Compatibility with Commodity DRAM Chips**:
  - **No proprietary information** of DRAM internals
  - **No modifications** to DRAM circuitry

# *BlockHammer*

## *Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows*

**Abdullah Giray Yağlıkçı**

Minesh Patel   Jeremie S. Kim   Roknoddin Azizi

Ataberk Olgun   Lois Orosa   Hasan Hassan   Jisung Park

Konstantinos Kanellopoulos   Taha Shahroodi

Saugata Ghose\*   Onur Mutlu

# **SAFARI**

# More on BlockHammer

- A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu,

**"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows"**

*Proceedings of the 27th International Symposium on High-Performance Computer Architecture (HPCA)*, Virtual, February-March 2021.

[[Slides \(pptx\)](#) ([pdf](#))]

[[Short Talk Slides \(pptx\)](#) ([pdf](#))]

[[Intel Hardware Security Academic Awards Short Talk Slides \(pptx\)](#) ([pdf](#))]

[[Talk Video](#) (22 minutes)]

[[Short Talk Video](#) (7 minutes)]

[[Intel Hardware Security Academic Awards Short Talk Video](#) (2 minutes)]

[[BlockHammer Source Code](#)]

***Intel Hardware Security Academic Award Finalist (one of 4 finalists out of 34 nominations)***

## BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı<sup>1</sup> Minesh Patel<sup>1</sup> Jeremie S. Kim<sup>1</sup> Roknoddin Azizi<sup>1</sup> Ataberk Olgun<sup>1</sup> Lois Orosa<sup>1</sup>  
Hasan Hassan<sup>1</sup> Jisung Park<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Taha Shahroodi<sup>1</sup> Saugata Ghose<sup>2</sup> Onur Mutlu<sup>1</sup>

<sup>1</sup>ETH Zürich

<sup>2</sup>University of Illinois at Urbana-Champaign

# Read Disturb in Flash Memory




# Experimental Testing Platform



[DATE 2012, ICCD 2012, DATE 2013, ITJ 2013, ICCD 2013, SIGMETRICS 2014, HPCA 2015, DSN 2015, MSST 2015, JSAC 2016, HPCA 2017, DFRWS 2017, PIEEE 2017, HPCA 2018, SIGMETRICS 2018]

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.

# NAND Flash Usage and Error Model



# More on Flash Error Analysis

---

- Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, **"Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis"**  
*Proceedings of the Design, Automation, and Test in Europe Conference (**DATE**), Dresden, Germany, March 2012. Slides (ppt)*

## Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis

Yu Cai<sup>1</sup>, Erich F. Haratsch<sup>2</sup>, Onur Mutlu<sup>1</sup> and Ken Mai<sup>1</sup>

<sup>1</sup>Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA

<sup>2</sup>LSI Corporation, 1110 American Parkway NE, Allentown, PA

<sup>1</sup>{yucai, onur, kenmai}@andrew.cmu.edu, <sup>2</sup>erich.haratsch@lsi.com

# Many Errors and Their Mitigation [PIEEE'17]

**Table 3** List of Different Types of Errors Mitigated by NAND Flash Error Mitigation Mechanisms

Mitigation Mechanism	Error Type				
	<i>P/E Cycling</i> [32,33,42] (§IV-A)	<i>Program</i> [40,42,53] (§IV-B)	<i>Cell-to-Cell Interference</i> [32,35,36,55] (§IV-C)	<i>Data Retention</i> [20,32,34,37,39] (§IV-D)	<i>Read Disturb</i> [20,32,38,62] (§IV-E)
<b>Shadow Program Sequencing</b> [35,40] (Section V-A)			X		
<b>Neighbor-Cell Assisted Error Correction</b> [36] (Section V-B)			X		
<b>Refresh</b> [34,39,67,68] (Section V-C)				X	X
<b>Read-Retry</b> [33,72,107] (Section V-D)	X			X	X
<b>Voltage Optimization</b> [37,38,74] (Section V-E)	X			X	X
<b>Hot Data Management</b> [41,63,70] (Section V-F)	X	X	X	X	X
<b>Adaptive Error Mitigation</b> [43,65,77,78,82] (Section V-G)	X	X	X	X	X

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.



*Proceedings of the IEEE, Sept. 2017*



## Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

*This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.*

By YU CAI, SAUGATA GHOSE, ERICH F. HARATSCH, YIXIN LUO, AND ONUR MUTLU

<https://arxiv.org/pdf/1706.08642>


# One Issue: Read Disturb in Flash Memory

---


- All scaled memories are prone to read disturb errors
- DRAM
- SRAM
- Hard Disks: Adjacent Track Interference
- NAND Flash



# NAND Flash Memory Background




# Flash Cell Array






# Flash Cell




Floating Gate Transistor  
(Flash Cell)

# Flash Read



# Flash Pass-Through



# More on Flash Read Disturb Errors [DSN'15]


---

- Yu Cai, Yixin Luo, Saugata Ghose, Erich F. Haratsch, Ken Mai, and Onur Mutlu,  
**"Read Disturb Errors in MLC NAND Flash Memory: Characterization and Mitigation"**  
*Proceedings of the 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)*, Rio de Janeiro, Brazil, June 2015.


## Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery

Yu Cai, Yixin Luo, Saugata Ghose, Erich F. Haratsch\*, Ken Mai, Onur Mutlu  
Carnegie Mellon University, \*Seagate Technology  
[yucaicai@gmail.com](mailto:yucaicai@gmail.com), {yixinluo, ghose, kenmai, onur}@cmu.edu

# Read from Flash Cell Array




# Read Disturb Problem: “Weak Programming” Effect



**SAFARI** Repeatedly read page 3 (or any page other than page 2)

# Read Disturb Problem: “Weak Programming” Effect




# Executive Summary [DSN'15]

- **Read disturb errors** limit flash memory lifetime today
  - Apply a *high pass-through voltage* ( $V_{pass}$ ) to multiple pages on a read
  - Repeated application of  $V_{pass}$  can alter stored values in unread pages
- We **characterize read disturb** on real NAND flash chips
  - Slightly lowering  $V_{pass}$  greatly reduces read disturb errors
  - Some flash cells are more prone to read disturb
- **Technique 1: Mitigate** read disturb errors online
  - $V_{pass}$  **Tuning** dynamically finds and applies a lowered  $V_{pass}$  per block
  - Flash memory **lifetime improves by 21%**
- **Technique 2: Recover** after failure to prevent data loss
  - **Read Disturb Oriented Error Recovery** (RDR) selectively corrects cells more susceptible to read disturb errors
  - **Reduces raw bit error rate (RBER) by up to 36%**



# Read Disturb Prone vs. Resistant Cells




# Observation 2: Some Flash Cells Are More Prone to Read Disturb

After 250K read disturbs:

Disturb-prone cells have higher threshold voltages

Disturb-resistant cells have lower threshold voltages



# Read Disturb Oriented Error Recovery (RDR)

- Triggered by an uncorrectable flash error
  - Back up all valid data in the faulty block
  - Disturb the faulty page 100K times (more)
  - Compare  $V_{th}$ 's before and after read disturb
  - Select cells susceptible to flash errors ( $V_{ref}-\sigma < V_{th} < V_{ref}+\sigma$ )
  - Predict among these susceptible cells
    - Cells with more  $V_{th}$  shifts are disturb-prone → Higher  $V_{th}$  state
    - Cells with less  $V_{th}$  shifts are disturb-resistant → Lower  $V_{th}$  state

Reduces total error count by up to 36% @ 1M read disturbs  
ECC can be used to correct the remaining errors

# More on Flash Read Disturb Errors [DSN'15]

---

- Yu Cai, Yixin Luo, Saugata Ghose, Erich F. Haratsch, Ken Mai, and Onur Mutlu,  
**"Read Disturb Errors in MLC NAND Flash Memory: Characterization and Mitigation"**  
*Proceedings of the 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)*, Rio de Janeiro, Brazil, June 2015.

## Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery

Yu Cai, Yixin Luo, Saugata Ghose, Erich F. Haratsch\*, Ken Mai, Onur Mutlu  
Carnegie Mellon University, \*Seagate Technology  
[yucaicai@gmail.com](mailto:yucaicai@gmail.com), {[yixinluo](mailto:yixinluo@cmu.edu), [ghose](mailto:ghose@cmu.edu), [kenmai](mailto:kenmai@cmu.edu), [onur](mailto:onur@cmu.edu)}@cmu.edu

# Data Retention in Flash Memory

---

- Yu Cai, Yixin Luo, Erich F. Haratsch, Ken Mai, and Onur Mutlu,  
**"Data Retention in MLC NAND Flash Memory: Characterization, Optimization and Recovery"**  
*Proceedings of the 21st International Symposium on High-Performance Computer Architecture (HPCA)*, Bay Area, CA, February 2015.  
[[Slides \(pptx\)](#) ([pdf](#))]

## Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery

Yu Cai, Yixin Luo, Erich F. Haratsch\*, Ken Mai, Onur Mutlu  
Carnegie Mellon University, \*LSI Corporation

yucaicai@gmail.com, yixinluo@cs.cmu.edu, erich.haratsch@lsi.com, {kenmai, omutlu}@ece.cmu.edu

# Large-Scale SSD Error Analysis [SIGMETRICS'15]

---

- First large-scale field study of flash memory errors
- Justin Meza, Qiang Wu, Sanjeev Kumar, and Onur Mutlu,  
**"A Large-Scale Study of Flash Memory Errors in the Field"**  
*Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems (**SIGMETRICS**), Portland, OR, June 2015.*  
[[Slides \(pptx\)](#)] [[pdf](#)] [[Coverage at ZDNet](#)] [[Coverage on The Register](#)]  
[[Coverage on TechSpot](#)] [[Coverage on The Tech Report](#)]

## A Large-Scale Study of Flash Memory Failures in the Field

Justin Meza  
Carnegie Mellon University  
meza@cmu.edu

Qiang Wu  
Facebook, Inc.  
qw@fb.com

Sanjeev Kumar  
Facebook, Inc.  
skumar@fb.com

Onur Mutlu  
Carnegie Mellon University  
onur@cmu.edu



*Proceedings of the IEEE, Sept. 2017*



## Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

*This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.*

By YU CAI, SAUGATA GHOSE, ERICH F. HARATSCH, YIXIN LUO, AND ONUR MUTLU

<https://arxiv.org/pdf/1706.08642>

# More Up-to-date Version

---

- Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu, **"Errors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and Recovery"**  
*Invited Book Chapter in Inside Solid State Drives, 2018.*  
[Preliminary arxiv.org version]

## **Errors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and Recovery**

YU CAI, SAUGATA GHOSE

Carnegie Mellon University

ERICH F. HARATSCH

Seagate Technology

YIXIN LUO

Carnegie Mellon University

ONUR MUTLU

ETH Zürich and Carnegie Mellon University



# More on Flash Memory Issues

Decreasing Endurance with Flash Scaling

P/E Cycle Endurance

100k

10k

5k

3k

1k

SLC 5x-nm MLC 3x-nm MLC 2x-nm MLC 3-bit-MLC

Ariel Maslos, "A New Era in Embedded Flash Memory", Flash Summit 2011 (Anobit)

- Endurance of flash memory decreasing with scaling and multi-level cells

SAFARI Carnegie Mellon 33

ETH ZÜRICH HAUPTGEBÄUDE

Computer Architecture - Lecture 26: Flash Memory and Solid-State Drives (ETH Zürich, Fall 2020)

1,676 views • Dec 31, 2020

40 0 SHARE SAVE ...



Onur Mutlu Lectures  
19.3K subscribers

SUBSCRIBED

