Bachelor’s Seminar in Computer Architecture

- Fall 2023 (*offered every Fall and Spring Semester*)
- 2 credit units

- **Rigorous seminar on fundamental and cutting-edge topics in computer architecture**
  - Critical paper presentation, review, and discussion of seminal and cutting-edge works in computer architecture
    - We will cover many ideas & issues, analyze their tradeoffs, perform **critical thinking** and **brainstorming**

- Participation, presentation, synthesis report, lots of discussion
- You can register for the course online
- [https://safari.ethz.ch/architecture_seminar](https://safari.ethz.ch/architecture_seminar)
### Fall 2021 Lectures/Schedule

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Livestream</th>
<th>Lecture</th>
<th>Readings</th>
<th>Assignments</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>23.09  Thu.</td>
<td>Live</td>
<td>L1a: Course Logistics (PDF) (PPT)</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L1b: Introduction and Basics (PDF) (PPT)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L1c: Architectural Design Fundamentals (PDF) (PPT)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>YouTube Video</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W2</td>
<td>30.09  Thu.</td>
<td>Live</td>
<td>L2: GateKeeper (PDF) (PPT)</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W3</td>
<td>07.10  Thu.</td>
<td>Live</td>
<td>L3: RowClone (Processing using DRAM) (PDF) (PPT)</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W4</td>
<td>14.10  Thu.</td>
<td>Live</td>
<td>L4: Memory Channel Partitioning (PDF) (PPT)</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W5</td>
<td>4.11   Thu.</td>
<td>Live</td>
<td>S1.1: Bottleneck Identification and Scheduling in Multithreaded Applications, ASPLOS 2012 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S2.1: Profiling a Warehouse-Scale Computer, ISCA 2015 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S2.2: Understanding Sources of Inefficiency in General-Purpose Chips, ISCA 2018 (PDF) (ODP) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td>W6</td>
<td>11.11  Thu.</td>
<td>Live</td>
<td>S3.1: Python: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning, MICRO2021 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S3.2: Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict Branches, MICRO 2021 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S4.1: Very Long Instruction Word Architectures and the ELI-64, ISCA1983 (PDF) (KEY)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td>W8</td>
<td>25.11  Thu.</td>
<td>Live</td>
<td>S5.1: Quantifying Server Memory Frequency Margin and Using It to Improve Performance in HPC Systems, ISCA 2021 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S5.2: SIMDREAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM, ASPLOS 2021 (PDF) (KEY)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S6.2: BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows, HPCA 2021 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S8.2: Squiggle: An Accelerator for Portable Virus Detection, MICRO 2021 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S8.3: Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks, ASPLOS 2018 (PDF) (PPT)</td>
<td>Mentioned</td>
<td></td>
</tr>
</tbody>
</table>
### Spring 2022 Lectures/Schedule

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Livestream</th>
<th>Lecture</th>
<th>Readings</th>
<th>Assignments</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>24.02 Thu.</td>
<td><a href="#">Live</a></td>
<td>L1a: Course Logistics</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L1b: Introduction and Basics</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L1c: Architectural Design Fundamentals</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W2</td>
<td>03.03 Thu.</td>
<td><a href="#">Live</a></td>
<td>L2: Memory-Centric Computing</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W3</td>
<td>10.03 Thu.</td>
<td><a href="#">Live</a></td>
<td>L3: Memory-Centric Computing II</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W4</td>
<td>17.03 Thu.</td>
<td><a href="#">Live</a></td>
<td>L4: Memory-Centric Computing III</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W5</td>
<td>24.03 Thu.</td>
<td><a href="#">Live</a></td>
<td>L5: Accelerating Genome Analysis</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W6</td>
<td>31.03 Thu.</td>
<td><a href="#">Live</a></td>
<td>L6a: Rethinking Virtual Memory I</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L6b: Rethinking Virtual Memory II</td>
<td>Suggested</td>
<td></td>
</tr>
<tr>
<td>W7</td>
<td>07.04 Thu.</td>
<td><a href="#">Live</a></td>
<td>S1.1: A Logic-in-Memory Computer*</td>
<td><a href="#">PDF</a></td>
<td><a href="#">PPT</a></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S1.2: SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems, MICRO 2021</td>
<td><a href="#">PDF</a></td>
<td><a href="#">PPT</a></td>
</tr>
</tbody>
</table>

*Paper Title, Journal, Year

**Lectures and Readings**

- **L1a: Course Logistics**
  - [PDF](#)
  - [PPT](#)

- **L1b: Introduction and Basics**
  - [PDF](#)
  - [PPT](#)

- **L1c: Architectural Design Fundamentals**
  - [PDF](#)
  - [PPT](#)

- **L2: Memory-Centric Computing**
  - [PDF](#)
  - [PPT](#)

- **L3: Memory-Centric Computing II**
  - [PDF](#)
  - [PPT](#)

- **L4: Memory-Centric Computing III**
  - [PDF](#)
  - [PPT](#)

- **L5: Accelerating Genome Analysis**
  - [PDF](#)
  - [PPT](#)

- **L6a: Rethinking Virtual Memory I**
  - [PDF](#)
  - [PPT](#)

- **L6b: Rethinking Virtual Memory II**
  - [PDF](#)
  - [PPT](#)

- **S1.1: A Logic-in-Memory Computer**
  - [PDF](#)
  - [PPT](#)

- **S1.2: SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems, MICRO 2021**
  - [PDF](#)
  - [PPT](#)
Research Opportunities

- If you are interested in **doing research** in Computer Architecture, Security, Systems & Bioinformatics:
  - Email me with your interest (CC: Mohammad, Juan)
  - Take the seminar course and the “Computer Architecture” course
  - Do readings and assignments on your own & **talk with us**

- There are **many exciting projects and research positions**, e.g.:
  - Novel memory/storage/computation/communication systems
  - New execution paradigms (e.g., in-memory computing)
  - Hardware security, safety, reliability, predictability
  - GPUs, TPUs, FPGAs, PIM, heterogeneous systems, ...
  - Security-architecture-reliability-energy-performance interactions
  - Architectures for genomics/proteomics/medical/health/AI/ML
  - A limited list is here: [https://safari.ethz.ch/theses/](https://safari.ethz.ch/theses/)
  - [https://people.inf.ethz.ch/omutlu/projects.htm](https://people.inf.ethz.ch/omutlu/projects.htm)
For More Information: SAFARI Website

SAFARI
SAFARI Research Group
safari.ethz.ch

Think BIG, Aim HIGH!

https://safari.ethz.ch

https://people.inf.ethz.ch/omutlu/projects.htm
Onur Mutlu’s SAFARI Research Group

Computer architecture, HW/SW, systems, bioinformatics, security, memory

https://safari.ethz.ch/safari-newsletter-january-2021/

Think BIG, Aim HIGH!

SAFARI

https://safari.ethz.ch
Think BIG, Aim HIGH!

SAFARI Introduction & Research

Computer architecture, HW/SW, systems, bioinformatics, security, memory

SAFARI Research Group

Introduction & Research

Onur Mutlu
omutlu@gmail.com
https://people.inf.ethz.ch/omutlu
23 March 2023
Computer Architecture Seminar

Seminar in Computer Architecture - Lecture 5: Potpourri of Research Topics (Spring 2023)

Think BIG, Aim HIGH!

SAFARI https://www.youtube.com/watch?v=mV2OuB2djEs
SAFARI PhD and Post-Doc Alumni

- [https://safari.ethz.ch/safari-alumni/](https://safari.ethz.ch/safari-alumni/)

- Hasan Hassan (Rivos), EDAA Outstanding Dissertation Award 2023; S&P 2020 Best Paper Award, 2020 Pwnie Award, IEEE Micro TP HM 2020
- Christina Giannoula (Univ. of Toronto)
- Minesh Patel (ETH Zurich), DSN Carter Award for Best Thesis 2022; ETH Medal 2023; MICRO’20 & DSN’20 Best Paper Awards; ISCA HoF 2021
- Damla Senol Cali (Bionano Genomics), SRC TECHCON 2019 Best Student Presentation Award; RECOMB-Seq 2018 Best Poster Award
- Nastaran Hajinazar (Intel)
- Gagandeep Singh (AMD/Xilinx), FPL 2020 Best Paper Award Finalist
- Amirali Boroumand (Stanford Univ → Google), SRC TECHCON 2018 Best Presentation Award
- Jeremie Kim (Apple), EDAA Outstanding Dissertation Award 2020; IEEE Micro Top Picks 2019; ISCA/MICRO HoF 2021
- Nandita Vijaykumar (Univ. of Toronto, Assistant Professor), ISCA Hall of Fame 2021
- Kevin Hsieh (Microsoft Research, Senior Researcher)
- Justin Meza (Facebook), HiPEAC 2015 Best Student Presentation Award; ICCD 2012 Best Paper Award
- Mohammed Alser (ETH Zurich), IEEE Turkey Best PhD Thesis Award 2018
- Yixin Luo (Google), HPCA 2015 Best Paper Session
- Kevin Chang (Facebook), SRC TECHCON 2016 Best Student Presentation Award
- Rachata Ausavarungnirun (KMUNTB, Assistant Professor), NOCS 2015 and NOCS 2012 Best Paper Award Finalist
- Gennady Pekhimenko (Univ. of Toronto, Assistant Professor), ISCA Hall of Fame 2021; ASPLOS 2015 SRC Winner
- Vivek Seshadri (Microsoft Research)
- Donghyuk Lee (NVIDIA Research, Senior Researcher), HPCA Hall of Fame 2018
- Yoongu Kim (Software Robotics → Google), TCAD’19 Top Pick Award; IEEE Micro Top Picks’10; HPCA’10 Best Paper Session
- Lavanya Subramanian (Intel Labs → Facebook)
- Samira Khan (Univ. of Virginia, Assistant Professor), HPCA 2014 Best Paper Session
- Saugata Ghose (Univ. of Illinois, Assistant Professor), HPCA 2015 Best Paper Session, DFRWS-EU 2017 Best Paper Award
- Jawad Haj-Yahya (Huawei Research Zurich, Principal Researcher)
- Lois Orosa (Galicia Supercomputing Center, Director)
- Jisung Park (POSTECH, Assistant Professor)
- Gagandeep Singh (AMD/Xilinx, Researcher), FPL 2020 Best Paper Award Finalist
You Can Join Us!

- **https://safari.ethz.ch/apply/**

SAFARI Researcher Applications

Sign in

This is the application submission site to be considered for being a researcher in the SAFARI Research Group, directed by Professor Onur Mutlu (Publications and Teaching).

If you are interested in doing research in the SAFARI Research Group, please make sure you apply through this submissions site and supply as many of the requested documents and information as possible. Please read and follow the provided instructions and submit as complete an application as possible (given the position you are applying for).

We suggest studying the following materials before submission:
- SAFARI Publications and Courses
- Onur Mutlu's Online Lectures and Course Materials

We strongly recommend that you read and analyze critically as many recent papers from our group as possible. This is the best way to prepare for the application process. Our recommendation is that you use professor Mutlu's methodology for critically analyzing papers.

Guide On Reviewing Papers

Good luck!

Welcome to the SAFARI at ETH Zurich -- PhD, Postdoc, Internship, Visiting Researcher Applications (SAFARI Researcher Applications) submissions site.
Approaches to (Instruction-Level) Concurrency

- Pipelining
- Fine-Grained Multithreading
- Out-of-order Execution
- Dataflow (at the ISA level)
- Superscalar Execution
- VLIW
- Systolic Arrays
- Decoupled Access Execute
- SIMD Processing (Vector and array processors, GPUs)
Readings for Today

- **Required**

- **Recommended**
  - Jouppi et al., "In-Datacenter Performance Analysis of a Tensor Processing Unit", ISCA 2017.
Readings for Next Week

- **Required**

- **Recommended**
Systolic Arrays
General Purpose vs. Special Purpose Systems

General Purpose
CPUs
- Flexible: Can execute any program
- Easy to program & use
- Not the best performance & efficiency

GPUs
- Efficient & High performance

FPGAs

Special Purpose
ASICs
- (Usually) Difficult to program & use
- Inflexible: Limited set of programs

Apple M1
Nvidia GTX 1070
Xilinx Spartan
Cerebras WSE-2
Systolic Arrays: Specialized Accelerators

- Systolic arrays comprise an execution model
  - They implement systolic computation
  - Different from von Neumann, different from dataflow

- They are initially designed as special-purpose accelerators
  - For convolutions, filtering, pattern matching, special-purpose matrix/vector computations in image & vision processing, signal processing, pattern recognition, etc.

- They are currently used heavily in machine learning
  - Specialized machine learning accelerators

- Their general execution model can be (and is) generalized
  - As we will see later in this lecture
Systolic Arrays: Motivation

- Goal: design an accelerator that has
  - Simple, regular design (keep # unique parts small and regular)
  - High concurrency → high performance
  - Balanced computation and I/O (memory) bandwidth

- Idea: Replace a single processing element (PE) with a regular array of PEs and carefully orchestrate flow of data between the PEs
  - such that they collectively transform a piece of input data before outputting it to memory

- Benefit: Maximizes computation done on a single piece of data element brought from memory
Systolic Arrays


Memory: heart
Data: blood
PEs: cells

Memory pulses data through PEs

Figure 1. Basic principle of a systolic system.
Why Systolic Architectures?

- Idea: Data flows from the computer memory in a rhythmic fashion, passing through many processing elements before it returns to memory.

- Similar to blood flow: heart $\rightarrow$ many cells $\rightarrow$ heart
  - Different cells “process” the blood
  - Many veins operate simultaneously
  - Can be many-dimensional

- Why? Special purpose accelerators/architectures need
  - Simple, regular design (keep # unique parts small and regular)
  - High concurrency $\rightarrow$ high performance
  - Balanced computation and I/O (memory) bandwidth
Systolic Architectures

- Basic principle: Replace a single PE with a regular array of PEs and carefully orchestrate flow of data between the PEs
  - Balance computation and memory bandwidth

- Differences from pipelining:
  - These are individual PEs
  - Array structure can be non-linear and multi-dimensional
  - PE connections can be multidirectional (and different speed)
  - PEs can have local memory and execute kernels (rather than a piece of the instruction)
Systolic Computation Example

- Convolution
  - Used in filtering, pattern matching, correlation, polynomial evaluation, etc ...
  - Many image processing tasks
  - Machine learning: up to hundreds of convolutional layers in Convolutional Neural Networks (CNN)

Given the sequence of weights \( \{w_1, w_2, \ldots, w_k\} \)
and the input sequence \( \{x_1, x_2, \ldots, x_n\} \),
compute the result sequence \( \{y_1, y_2, \ldots, y_{n+1-k}\} \)
defined by

\[
y_i = w_1 x_i + w_2 x_{i+1} + \cdots + w_k x_{i+k-1}
\]
LeNet-5, a Convolutional Neural Network for Hand-Written Digit Recognition

This is a 1024*8 bit input, which will have a truth table of $2^{8196}$ entries
An Example of 2D Convolution

Structure information
Input: 5*5 (blue)
Kernel (filter): 3*3 (grey)
Output: 5*5 (green)

Computation information
Stride: 1
Padding: 1 (white)

Output Dim = (Input + 2*Padding - Kernel) / Stride + 1
An Example of 2D Convolution
Convolutional Neural Networks: Demo

LeNet-5, convolutional neural networks

Convolutional Neural Networks are a special kind of multi-layer neural networks. Like almost every other neural networks they are trained with a version of the back-propagation algorithm. Where they differ is in the architecture.

Convolutional Neural Networks are designed to recognize visual patterns directly from pixel images with minimal preprocessing. They can recognize patterns with extreme variability (such as handwritten characters), and with robustness to distortions and simple geometric transformations.

LeNet-5 is our latest convolutional network designed for handwritten and machine-printed character recognition. Here is an example of LeNet-5 in action.

Many more examples are available in the column on the left:

Several papers on LeNet and convolutional networks are available on my publication page:

[LeCun et al., 1998]

[Bottou et al., 1997]
L. Bottou, Y. LeCun, and Y. Bengio. Global training of
Implementing a Convolutional Layer with Matrix Multiplication

![Diagram showing the implementation of a convolutional layer using matrix multiplication.](Slide credit: Reproduced from Hwu & Kirk)
In 2010, Prof. Andreas Moshovos adopted Professor Hwu’s ECE498AL Programming Massively Parallel Processors Class

Several of Prof. Geoffrey Hinton’s graduate students took the course

These students developed the GPU implementation of the Deep CNN that was trained with 1.2M images to win the ImageNet competition
Example: AlexNet (2012)

- AlexNet wins the **ImageNet classification competition** with ~10% points higher accuracy than state-of-the-art
- Krizhevsky et al., “**ImageNet Classification with Deep Convolutional Neural Networks**”, NIPS 2012.

---

**ImageNet Classification with Deep Convolutional Neural Networks**

**Alex Krizhevsky**  
University of Toronto  
kriz@cs.utoronto.ca

**Ilya Sutskever**  
University of Toronto  
ilya@cs.utoronto.ca

**Geoffrey E. Hinton**  
University of Toronto  
hinton@cs.utoronto.ca

---

**Abstract**

We trained a large, deep convolutional neural network to classify the 1.2 million high-resolution images in the ImageNet LSVRC-2010 contest into the 1000 different classes. On the test data, we achieved top-1 and top-5 error rates of 37.5% and 17.0% which is considerably better than the previous state-of-the-art. The neural network, which has 60 million parameters and 650,000 neurons, consists of five convolutional layers, some of which are followed by max-pooling layers, and three fully-connected layers with a final 1000-way softmax. To make training faster, we used non-saturating neurons and a very efficient GPU implementation of the convolution operation. To reduce overfitting in the fully-connected layers we employed a recently-developed regularization method called “dropout” that proved to be very effective. We also entered a variant of this model in the ILSVRC-2012 competition and achieved a winning top-5 test error rate of 15.3%, compared to 26.2% achieved by the second-best entry.
Google improves accuracy by adding more network layers
- From 8 in AlexNet to 22 in GoogLeNet
- Szegedy et al., “Going Deeper with Convolutions”, CVPR 2015.

Going Deeper with Convolutions

Christian Szegedy¹, Wei Liu², Yangqing Jia¹, Pierre Sermanet¹, Scott Reed³, Dragomir Anguelov¹, Dumitru Erhan¹, Vincent Vanhoucke¹, Andrew Rabinovich⁴

¹Google Inc. ²University of North Carolina, Chapel Hill
³University of Michigan, Ann Arbor ⁴Magic Leap Inc.

¹{szegedy, jiayq, sermanet, dragomir, dmitru, vanhoucke}@google.com
²wliu@cs.unc.edu, ³reedscott@umich.edu, ⁴arabinovich@magicleap.com


Deep Residual Learning for Image Recognition

Kaiming He  Xiangyu Zhang  Shaoqing Ren  Jian Sun
Microsoft Research
{kahe, v-xiangz, v-shren, jiansun}@microsoft.com

ImageNet experiments

First CNN

Human: 5.1%

ImageNet Classification top-5 error (%)
Neural Network Layer Examples

<table>
<thead>
<tr>
<th><strong>LeNet</strong></th>
<th><strong>AlexNet</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Image:</strong> 28 (height) × 28 (width) × 1 (channel)</td>
<td><strong>Image:</strong> 224 (height) × 224 (width) × 3 (channels)</td>
</tr>
<tr>
<td></td>
<td>↓</td>
</tr>
<tr>
<td><strong>Convolution with 5×5 kernel+2 padding:</strong> 28×28×6</td>
<td><strong>Convolution with 11×11 kernel+4 stride:</strong> 54×54×96</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td><strong>Pool with 2×2 average kernel+2 stride:</strong> 14×14×6</td>
<td><strong>Pool with 3×3 max. kernel+2 stride:</strong> 26×26×96</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td><strong>Convolution with 5×5 kernel (no pad):</strong> 10×10×16</td>
<td><strong>Convolution with 5×5 kernel+2 pad:</strong> 26×26×256</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td><strong>Pool with 2×2 average kernel+2 stride:</strong> 5×5×16</td>
<td><strong>Pool with 3×3 max. kernel+2 stride:</strong> 12×12×256</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td><strong>Dense:</strong> 120 fully connected neurons</td>
<td><strong>Convolution with 3×3 kernel+1 pad:</strong> 12×12×384</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td></td>
<td><strong>Convolution with 3×3 kernel+1 pad:</strong> 12×12×384</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td></td>
<td><strong>Convolution with 3×3 kernel+1 pad:</strong> 12×12×256</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu</td>
</tr>
<tr>
<td><strong>Dense:</strong> 84 fully connected neurons</td>
<td><strong>Pool with 3×3 max. kernel+2 stride:</strong> 5×5×256</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu, dropout p=0.5</td>
</tr>
<tr>
<td><strong>Dense:</strong> 10 fully connected neurons</td>
<td><strong>Dense:</strong> 4096 fully connected neurons</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu, dropout p=0.5</td>
</tr>
<tr>
<td><strong>Output:</strong> 1 of 10 classes</td>
<td><strong>Dense:</strong> 4096 fully connected neurons</td>
</tr>
<tr>
<td></td>
<td>↓ ReLu, dropout p=0.5</td>
</tr>
<tr>
<td></td>
<td><strong>Dense:</strong> 1000 fully connected neurons</td>
</tr>
<tr>
<td></td>
<td>↓ Output: 1 of 1000 classes</td>
</tr>
</tbody>
</table>

By Cmglee - Own work, CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=104937230
Convolution

- Used in filtering, pattern matching, correlation, polynomial evaluation, etc...
- Many image processing tasks
- Machine learning: up to hundreds of convolutional layers in Convolutional Neural Networks (CNN)

Given the sequence of weights \( \{w_1, w_2, \ldots, w_k\} \) and the input sequence \( \{x_1, x_2, \ldots, x_n\} \), compute the result sequence \( \{y_1, y_2, \ldots, y_{n+1-k}\} \) defined by

\[
y_i = w_1 x_i + w_2 x_{i+1} + \cdots + w_k x_{i+k-1}
\]
Systolic Computation Example: Convolution (II)

- $y_1 = w_1x_1 + w_2x_2 + w_3x_3$
- $y_2 = w_1x_2 + w_2x_3 + w_3x_4$
- $y_3 = w_1x_3 + w_2x_4 + w_3x_5$

Figure 8. Design W1: systolic convolution array (a) and cell (b) where $w_i$’s stay and $x_i$’s and $y_i$’s move systolically in opposite directions.
Worthwhile to implement adder and multiplier separately to allow overlapping of add/mul executions
Systolic Computation Example: Convolution (IV)

- One needs to **carefully orchestrate** when **data elements are input to the array**
- And when **output is buffered**

- This gets more involved when
  - Array dimensionality increases
  - PEs are less predictable in terms of latency
Example 2D Systolic Array Computation

- Multiply two 3x3 matrices (inputs)
  - Keep the final result in PE accumulators

\[
\begin{bmatrix}
c_{00} & c_{01} & c_{02} \\
c_{10} & c_{11} & c_{12} \\
c_{20} & c_{21} & c_{22}
\end{bmatrix} = \begin{bmatrix}
a_{00} & a_{01} & a_{02} \\
a_{10} & a_{11} & a_{12} \\
a_{20} & a_{21} & a_{22}
\end{bmatrix} \times \begin{bmatrix}
b_{00} & b_{01} & b_{02} \\
b_{10} & b_{11} & b_{12} \\
b_{20} & b_{21} & b_{22}
\end{bmatrix}
\]

**Figure 1:** A systolic array processing element

- \( P = M \)
- \( Q = N \)
- \( R = R + M \times N \)
To a given problem there could be both one- and two-dimensional systolic array solutions. For example, two-dimensional convolution can be performed by a one-dimensional systolic array$^{24,25}$ or a two-dimensional systolic array. When the memory speed is more than cell speed, two-dimensional systolic arrays such as those depicted in Figure 11 should be used. At each cell cycle, all the I/O ports on the array boundaries can input or output data items to or from the memory; as a result, the available memory bandwidth can be fully utilized. Thus, the choice of a one- or two-dimensional scheme is very dependent on how cells and memories will be implemented.
Combinations

- Systolic arrays can be chained together to form powerful systems.

- This systolic array is capable of producing on-the-fly least-squares fit to all the data that has arrived up to any given moment.

Figure 12. On-the-fly least-squares solutions using one- and two-dimensional systolic arrays, with $p = 4$. 

Given an $n \times p$ matrix $X$ with $n \geq p$, and an $n$-vector $y$, determine a $p$-vector $b$ such that $\|y -xb\|$ is minimized.

Step 1: Orthogonal Triangularization
Step 2: Solution of Triangular Linear System
Systolic Arrays: Pros and Cons

Advantages:
- **Principled**: Efficiently makes use of limited memory bandwidth, balances computation to I/O bandwidth availability
- **Specialized** (computation should fit the PE organization/functions)
  - improved efficiency, simple design, high concurrency/performance
  - good to do more with less memory bandwidth requirement

Downside:
- **Specialized**
  - not generally applicable because computation needs to fit the PE functions/organization
More Programmability in Systolic Arrays

- Each PE in a systolic array
  - Can store multiple “weights”
  - Weights can be selected on the fly
  - Eases implementation of, e.g., adaptive filtering

- Taken further
  - Each PE can have its own data and instruction memory
  - Data memory to store partial/temporary results, constants
  - Leads to stream processing, pipeline parallelism
    - More generally, staged execution
Pipeline-Parallel (Pipelined) Programs

Figure 1. (a) The code of a loop, (b) Each iteration is split into 3 pipeline stages: A, B, and C. Iteration i comprises Ai, Bi, Ci. (c) Sequential execution of 4 iterations. (d) Parallel execution of 6 iterations using pipeline parallelism on a three-core machine. Each stage executes on one core.

Stages of Pipelined Programs

- Loop iterations are divided into code segments called **stages**
- Threads execute stages on different cores
  - Cores can be specialized for the computations that execute on them

```plaintext
class loop {
    Compute1 A
    Compute2 B
    Compute3 C
}
```
Pipelined File Compression Example

Figure 3. File compression algorithm executed using pipeline parallelism
Systolic Array: Advantages & Disadvantages

- **Advantages**
  - Special purpose \(\rightarrow\) high efficiency
  - Makes *multiple uses of each data item* \(\rightarrow\) reduced need for fetching/refetching \(\rightarrow\) better use of memory bandwidth
  - High concurrency
  - Regular design (both data and control flow) \(\rightarrow\) easier to implement

- **Disadvantages**
  - Not good at exploiting irregular parallelism
  - Special purpose \(\rightarrow\) not generally applicable
    - Needs software, programmer support to become more general purpose
  - Difficult to program if problem does not fit (well)
Example Systolic Array: The WARP Computer

- HT Kung, CMU, 1984-1988
- Linear array of 10 cells, each cell a 10 Mflop programmable processor
- Attached to a general purpose host machine
- HLL and optimizing compiler to program the systolic array
- Used extensively to accelerate vision and robotics tasks

The WARP Computer

Figure 1: Warp system overview
The WARP Cell
An Example Modern Systolic Array: TPU (I)

Figure 3. TPU Printed Circuit Board. It can be inserted in the slot for an SATA disk in a server, but the card uses PCIe Gen3 x16.

Figure 4. Systolic data flow of the Matrix Multiply Unit. Software has the illusion that each 256B input is read at once, and they instantly update one location of each of 256 accumulator RAMs.

As reading a large SRAM uses much more power than arithmetic, the matrix unit uses systolic execution to save energy by reducing reads and writes of the Unified Buffer [Kun80][Ram91][Ovt15b]. Figure 4 shows that data flows in from the left, and the weights are loaded from the top. A given 256-element multiply-accumulate operation moves through the matrix as a diagonal wavefront. The weights are preloaded, and take effect with the advancing wave alongside the first data of a new block. Control and data are pipelined to give the illusion that the 256 inputs are read at once, and that they instantly update one location of each of 256 accumulators. From a correctness perspective, software is unaware of the systolic nature of the matrix unit, but for performance, it does worry about the latency of the unit.
Recall: Example 2D Systolic Array Computation

- Multiply two 3x3 matrices (inputs)
  - Keep the final result in PE accumulators

\[
\begin{bmatrix}
  c_{00} & c_{01} & c_{02} \\
  c_{10} & c_{11} & c_{12} \\
  c_{20} & c_{21} & c_{22}
\end{bmatrix}
\times
\begin{bmatrix}
  a_{00} & a_{01} & a_{02} \\
  a_{10} & a_{11} & a_{12} \\
  a_{20} & a_{21} & a_{22}
\end{bmatrix}
= 
\begin{bmatrix}
  b_{00} & b_{01} & b_{02} \\
  b_{10} & b_{11} & b_{12} \\
  b_{20} & b_{21} & b_{22}
\end{bmatrix}
\]

Figure 1: A systolic array processing element

\[
P = M \\
Q = N \\
R = R + M*N
\]
An Example Modern Systolic Array: TPU (III)

**Figure 1.** TPU Block Diagram. The main computation part is the yellow Matrix Multiply unit in the upper right hand corner. Its inputs are the blue Weight FIFO and the blue Unified Buffer (UB) and its output is the blue Accumulators (Acc). The yellow Activation Unit performs the nonlinear functions on the Acc, which go to the UB.
An Example Modern Systolic Array: TPU2

4 TPU chips
vs 1 chip in TPU1

High Bandwidth Memory
vs DDR3

Floating point operations
vs FP16

45 TFLOPS per chip
vs 23 TOPS

Designed for training
and inference
vs only inference

An Example Modern Systolic Array: TPU3

32GB HBM per chip vs 16GB HBM in TPU2
4 Matrix Units per chip vs 2 Matrix Units in TPU2
90 TFLOPS per chip vs 45 TFLOPS in TPU2
An Example Modern Systolic Array: TPU4

New ML applications (vs. TPU3):
• Computer vision
• Natural Language Processing (NLP)
• Recommender system
• Reinforcement learning that plays Go

250 TFLOPS per chip in 2021
vs 90 TFLOPS in TPU3

1 ExaFLOPS per board

https://spectrum.ieee.org/tech-talk/computing/hardware/heres-how-googles-tpu-v4-ai-chip-stacked-up-in-training-tests
A Summary Reading of Google TPUs

Ten Lessons From Three Generations Shaped Google’s TPUv4i

Industrial Product

Norman P. Jouppi, Doe Hyun Yoon, Matthew Ashcraft, Mark Gottscho, Thomas B. Jablin, George Kurian, James Laudon, Sheng Li, Peter Ma, Xiaoyu Ma, Thomas Norrie, Nishant Patil, Sushma Prasad, Cliff Young, Zongwei Zhou, and David Patterson, Google LLC

A Recent Reading on the TPUv4

TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Industrial Product*

Norman P. Jouppi, George Kurian, Sheng Li, Peter Ma, Rahul Nagarajan, Lifeng Nai, Nishant Patil, Suvinay Subramanian, Andy Swing, Brian Towles, Cliff Young, Xiang Zhou, Zongwei Zhou, and David Patterson

Google, Mountain View, CA

An Analysis of the Google Edge TPU

- Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"
Proceedings of the 30th International Conference on Parallel Architectures and Compilation Techniques (PACT), Virtual, September 2021.
[Slides (pptx) (pdf)]
[Talk Video (14 minutes)]

> 90% of the total system energy is spent on memory in large ML models

Google Neural Network Models for Edge Devices:
Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand†°
Geraldo F. Oliveira*
Saugata Ghose‡
Xiaoyu Ma§
Berkin Akin§
Eric Shiu§
Ravi Narayanaswami§
Onur Mutlu*†

†Carnegie Mellon Univ.  °Stanford Univ.  ‡Univ. of Illinois Urbana-Champaign  §Google  *ETH Zürich
Cerebras’s Wafer Scale Engine (2019)

- The largest ML accelerator chip
- 400,000 cores

Cerebras WSE
1.2 Trillion transistors
46,225 mm²

Largest GPU
21.1 Billion transistors
815 mm²

https://www.anandtech.com/show/14758/hot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning
https://www.cerebras.net/cerebras-wafer-scale-engine-why-we-need-big-chips-for-deep-learning/
Cerebras’s Wafer Scale Engine-2 (2021)

- The largest ML accelerator chip
- 850,000 cores

Cerebras WSE-2
2.6 Trillion transistors
46,225 mm²

Largest GPU
54.2 Billion transistors
826 mm²

NVIDIA Ampere GA100

https://www.anandtech.com/show/14758/hot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning
https://www.cerebras.net/cerebras-wafer-scale-engine-why-we-need-big-chips-for-deep-learning
Huge Demand for Performance & Efficiency

Exponential Growth of Neural Networks

1800x more compute
In just 2 years

Tomorrow, multi-trillion parameter models
More on the Cerebras WSE

https://www.youtube.com/watch?v=x2-qB0J7KHW
Microsoft Brainwave FPGA Acceleration

Serving DNNs in Real Time at Datacenter Scale with Project Brainwave

To meet the computational demands required of deep learning, cloud operators are turning toward specialized hardware for improved efficiency and performance. Project Brainwave, Microsoft’s principal infrastructure for AI serving in real time, accelerates deep neural network (DNN) inferencing in major services such as Bing’s intelligent search features and Azure. Exploiting distributed model parallelism and pinning over low-latency hardware microservices, Project Brainwave serves state-of-the-art, pre-trained DNN models with high efficiencies at low batch sizes. A high-performance, precision-adaptable FPGA soft processor is at the heart of the system, achieving up to 39.5 teraflops (Tflops) of effective performance at Batch 1 on a state-of-the-art Intel Stratix 10 FPGA.

The recent successes of machine learning, enabled largely by the rise of DNNs, have fueled a growing demand for ubiquitous AI, ranging from conversational agents to object recognition to intelligent search. While state-of-the-art DNNs continue to deliver major breakthroughs in challenging AI domains such as computer vision and natural language processing, their computational demands have steadily outpaced the performance growth rate of standard CPUs. These trends have spurred a

Figure 3. The framework-neutral Brainwave tool flow accepts models from different DNN toolchains and exports them into a common intermediate graph representation. Tool flow optimizes the intermediate representation and partitions it into sub-graphs assigned to different CPUs and FPGAs. Device-specific backends generate device assembly and are linked together by a federated runtime that gets deployed into a live FPGA hardware microservice.

Figure 5. An independent SRAM memory port is dedicated to every lane of a multi-lane vector dot product unit within the MVU, allowing up to 80,000 MACs on a Stratix 10 280 to be fed with independent weights. As a result, FPGA can achieve near-peak utilization on Batch 1-oriented matrix-vector multiplication.