This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
sessions [2018/12/12 10:36] alserm [Schedule of Paper Presentations] |
sessions [2019/02/12 17:35] (current) |
||
---|---|---|---|
Line 43: | Line 43: | ||
| Weibel | Dominic | {{clkscrew.pdf|CLKSCREW: Exposing the Perils of Security-Oblivious Energy Management}}, USENIX SECURITY 2017. | Ivan | Hasan | S9 (12.12) | 2 | | | Weibel | Dominic | {{clkscrew.pdf|CLKSCREW: Exposing the Perils of Security-Oblivious Energy Management}}, USENIX SECURITY 2017. | Ivan | Hasan | S9 (12.12) | 2 | | ||
| Voinov | Philippe | {{https://people.inf.ethz.ch/omutlu/pub/X-MEM_Expressive-Memory-for-Rich-Cross-Layer-Abstractions_isca18.pdf|A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory}}, ISCA 2018. | Can | Jeremie | S9 (12.12) | 3 | | | Voinov | Philippe | {{https://people.inf.ethz.ch/omutlu/pub/X-MEM_Expressive-Memory-for-Rich-Cross-Layer-Abstractions_isca18.pdf|A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory}}, ISCA 2018. | Can | Jeremie | S9 (12.12) | 3 | | ||
- | | @#CEECF5:Lazier | @#CEECF5:Lara | @#CEECF5:{{https://people.inf.ethz.ch/omutlu/pub/acs_asplos09.pdf|Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures}}, ASPLOS 2009. | @#CEECF5:Jeremie | @#CEECF5:Juan | @#CEECF5:S10 (19.12) | @#CEECF5:1 | | + | | @#CEECF5:Lazier | @#CEECF5:Lara | @#CEECF5:{{https://people.inf.ethz.ch/omutlu/pub/acs_asplos09.pdf|Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures}}, ASPLOS 2009. | @#CEECF5:Hasan | @#CEECF5:Juan | @#CEECF5:S10 (19.12) | @#CEECF5:1 | |
| @#CEECF5:Koppula| @#CEECF5:Skanda| @#CEECF5:{{https://people.inf.ethz.ch/omutlu/pub/pcm_isca09.pdf|Architecting Phase Change Memory as a Scalable DRAM Alternative,}} ISCA 2009. | @#CEECF5:Minesh | @#CEECF5:Mohammed | @#CEECF5:S10 (19.12) | @#CEECF5:2 | | | @#CEECF5:Koppula| @#CEECF5:Skanda| @#CEECF5:{{https://people.inf.ethz.ch/omutlu/pub/pcm_isca09.pdf|Architecting Phase Change Memory as a Scalable DRAM Alternative,}} ISCA 2009. | @#CEECF5:Minesh | @#CEECF5:Mohammed | @#CEECF5:S10 (19.12) | @#CEECF5:2 | |