Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches

> Gennady Pekhimenko[§] Vivek Seshadri[§] Onur Mutlu[§] Michael A. Kozuch[†] Phillip B. Gibbons[†] Todd C. Mowry[§]

[§] Carnegie Mellon University [†] Intel Labs Pittsburgh

Published at PACT 2012

Presented by Marc-Philippe Bartholomä

Problem & Goal

Large Cache Improves Performance

- Larger capacity \Rightarrow fewer misses \Rightarrow better performance
- Larger capacity \Rightarrow fewer off-chip cache misses
 - Avoids memory bandwidth bottleneck
 - Especially important for multi-core with shared memory

- **But** increasing capacity by scaling the conventional design:
- Slower caches
- More power consumption
- More area required

Large Cache Improves Performance

- Larger capacity ⇒ fewer misses ⇒ better performance
- Larger capacity \Rightarrow fewer off-chip cache misses
 - Avoids memory bandwidth bottleneck
 - Especially important for multi-core with shared memory

Idea: Compress the data in

But inc caches to save on hardware costs

- Slower caches
- More power consumption
- More area required

ign:

Goals of Cache Compression

- Compression/decompression need to be very fast
 - Decompression is on the critical path

Simple compression logic avoids large power and area costs

- Must compress the data effectively
 - Otherwise there isn't much gain in capacity

Background

Data Patterns in Applications: Zeroes

0x00000000

0x00000000

0x00000000

0x0000000

16-byte cache line

Data Pattern: Repeated Values

0xCAFE4A11

0xCAFE4A11

0xCAFE4A11

0xCAFE4A11

Data Pattern: Narrow Values

Values have more storage allocated than necessary

0x000000CA


0x000000FE

0x000004A

0x0000011

Data Patterns are Frequent

43% of application cache lines can be compressed on average




Narrow Values are included in Other Patterns

Data Patterns: Low Dynamic Range

The values are larger than the difference between them

0x4100004	0x41000108	0x4100004C	0x41000130
0x000000CA	0x00000FE	0x0000004A	0x0000011
0xCAFE4A11	0xCAFE4A11	0xCAFE4A11	0xCAFE4A11
0x00000000	0x0000000	0x00000000	0x00000000

Base+Delta Encoding



Novelty

Novelty


- Compress on cache line granularity
 - Previous approaches work on individual words

View data patterns as Low Dynamic Range

Apply Base+Delta compression to caches
Instead of general purpose compression
Instead of special case handling for some patterns


Key Approach and Ideas

Base+Delta Compression




- Fast decompression (vector addition)
- Simple hardware (addition/subtraction and comparison)
- Effectively compresses observed patterns

Room for Improvement



- Multiple bases allow compression of more cache lines
- Need to encode multiple bases in compressed line

Finding Bases?



Gets more difficult with more bases


Base Delta Immediate ($B\Delta I$)

- 2 bases
 - □ 1 is always $0x0000000 \Rightarrow$ no need to save
 - □ 1 is arbitrary
 - Values with respect to the zero base are the "immediates"

- Slightly better than Base+Delta with 2 arbitrary bases
 - Which in turn compresses better than Base+Delta with other number of bases


Mechanism

0x0000	0x000B	0xA438	0x000	01 0xA	470	0x000A	0x000E	0 2	kA478			
				Try	Try compression with base (
+0x00	+0x0B	0xA438	+0x0	1 0xA	470	+0x0A	+0x0B	02	xA478			
Choose first non-compressible					Compress the rest							
+0x00	+0x0B	+0x00	+0x0	1 +0>	32	+0x0A	+0x0B	+	0x40			
				Ad	Add nontrivial base							
0xA438	+0x00 ·	+0x0B -	+0x00	+0x01	+0x	32 +0	(0A +0)	OB	+0x40			




Note: Decompression becomes **masked** vector addition

Determining Base and Delta Sizes



09A40178	0000	0000	000	B	0001	. /	A6C0	000	A	0	00B	C178	8
		ιγ)										
4 bytes		2 byte											
L													


Determining Base and Delta Sizes



- Zero line and repeated values are special cases
- Everything is attempted in parallel and shortest is chosen

Changes in Cache Organization

- Double the amount of cache tags
- Add encoding bits for cases and bitmask for base determination
- Segment the cache lines and add segment pointers to the tags



Key Results: Methodology and Evaluation




x86-based Simulation

1-4 cores


SPEC2006, TPC-H and Apache web server workloads

L1/L2/L3 cache latencies from CACTI [Thoziyoor+, ISCA'08]

$B\Delta I$ vs Baseline \Rightarrow Capacity Nearly Doubled




B Δ I vs Other Approaches \Rightarrow Best Comp. Ratio



- ZCA (Zero-Content Augmented cache): exploits only zeroes
- FVC (Frequent Value Compression): zeroes and common words
- FPC (Frequent Pattern Compression): patterns including repeated values and narrow values

Multi-Core Profits Even More



LC/HC: low/high compressibility, LS/HS low/high cache size sensitivity (uses 2 cores, 2MB L2 cache)

Missing: LCHS due to absence in sample workloads



Summary

- Goal: Increase cache capacity using data compression at lower cost
- Key Insight: A significant fraction (43%) of real-world cache lines can be compressed
- Key Mechanism: Base+Delta encoding fits well to exploit low dynamic range patterns
- Key Results: B∆I yields nearly the performance gain of a cache with double capacity without the same costs in area and power
 - □ 5.1% avg. performance increase on single-core over baseline
 - □ 9.5% avg. performance increase on dual-core over baseline

Strengths

Strengths of the Paper

- Novel approach leading to significant improvement
- Thorough analysis and evaluation of patterns, previous approaches and variants
- Elegant solution and principled design
- Easy-to-understand and well-structured paper
- Transparent to the OS and applications
- Compression mechanism is predictable for the user

Weaknesses

Weaknesses/Limitations of the Paper

- Requires double amount of cache tags
 - Potential bottleneck
- Adds the possibility of eviction when writing with cache-hit
- Because real capacity is unknown, it is harder to optimize applications
- Missing category for multi-core workload
- Analysis of cache size only for Base+Delta (no bitmap)
- Compressed data patterns don't capture floating point values
- Too much latency for L1 cache

Thoughts and Ideas

Extensions

- Special case with only the 0 base
- Base Finding approach generalizes to 2 arbitrary bases
 - Analyze the benefit of switching between B∆I and Base+Delta with 1 or 2 bases
- To save on cache tags you could load 2 contiguous cache lines
- Include base bitmap in the deltas
- For repeated values of size up to 4 bytes, you could save them using the bitmask for base attribution



Paper is a prime example of principled design

- Carefully examines the potential
- Thoroughly analyzes the tradeoffs
- Picks the best variant

Data compression is viable for on-chip caches



Discussion

- Cache Replacement Policy
 - Paper uses slightly modified LRU and leaves detailed study for future work
 - For uncompressed caches: theoretical optimal cache replacement policy (adapted from Computer Systems 2018):

For eviction: Choose entry that will not be referenced again for the longest period of time.

- Is the shown CRP also optimal for caches with compression? Why or why not?
- What aspects need to be considered to adapt it?
- Ideas about what an actual cache replacement policy should do?

Discussion

- Patterns in floating point values? Exploitable with $B\Delta I$?
 - Numerical form:

Systems Programming and Computer Architecture 2017

- Sign bit s determines whether number is negative or positive
- Significand M normally a fractional value in range [1.0,2.0).
- Exponent E weights value by power of two
- Encoding
 - MSB (Most Significant Bit) s is sign bit s
 - exp field encodes *E* (but is not equal to *E*)
 - frac field encodes *M* (but is not equal to *M*)

s1 exp 8 bits frac 23 bits

Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches

> Gennady Pekhimenko[§] Vivek Seshadri[§] Onur Mutlu[§] Michael A. Kozuch[†] Phillip B. Gibbons[†] Todd C. Mowry[§]

[§] Carnegie Mellon University [†] Intel Labs Pittsburgh

Published at PACT 2012


Presented by Marc-Philippe Bartholomä

Backup Slides

Quantitative Comparison with Prior Work

	Chai	racteristics	Compressible data patterns					
	Decomp. Lat.	Complex.	C. Ratio	Zeros	Rep. Val.	Narrow	LDR	
ZCA [8]	Low	Low	Low	~	×	×	×	
FVC [33]	High	High	Modest	~	Partly	×	×	
FPC [2]	High	High	High	~	~	~	×	
ΒΔΙ	Low	Modest	High	~	~	~	~	

Different Number of Bases in Base+Delta



Compression Mechanism: Cases






Table 2: $B \triangle I$ encoding. All sizes are in bytes. Compressed sizes (in bytes) are given for 32-/64-byte cache lines.

Compression Mechanism: Single Case



Decompression Mechanism



Uncompressed Cache Line

	Baseline	BΔI
Size of tag-store entry	21 bits	32 bits (+4–encoding, +7–segment pointer)
Size of data-store entry	512 bits	512 bits
Number of tag-store entries	32768	65536
Number of data-store entries	32768	32768
Tag-store size	84kB	256kB
Total (data-store+tag-store) size	2132kB	2294kB

Table 3: Storage cost analysis for 2MB 16-way L2 cache, assuming 64-byte cache lines, 8-byte segments, and 36 bits for address space.

Multicore Workload Categories


Cat.	Name	Comp. Ratio	Sens.	Name	Comp. Ratio	Sens.	Name	Comp. Ratio	Sens.	Name	Comp. Ratio	Sens.
1CLS	gromacs	1.43 / L	L	hmmer	1.03 / L	L	lbm	1.00 / L	L	libquantum	1.25 / L	L
<i>\$</i> ⁷	leslie3d	1.41 / L	L	sphinx	1.10 / L	L	tpch17	1.18 / L	L	wrf	1.01 / L	L
HCLS	apache	1.60 / H	L	zeusmp	1.99 / H	L	gcc	1.99 / H	L	GemsFDTD	1.99 / H	L
	gobmk	1.99 / H	L	sjeng	1.50 / H	L	tpch2	1.54 / H	L	cactusADM	1.97 / H	L
	tpch6	1.93 / H	L									
HCHS	astar	1.74 / H	Н	bzip2	1.60 / H	Н	mcf	1.52 / H	Н	xalancbmk	1.61 / H	Н
	omnetpp	1.58 / H	Н	soplex	1.99 / H	Н	h264ref	1.52 / H	Н			

Table 6: Benchmark characteristics and categories: Comp. Ratio (effective compression ratio for 2MB B Δ I L2) and Sens. (cache size sensitivity). Sensitivity is the ratio of improvement in performance by going from 512kB to 2MB L2 (L - low (\leq 1.10), H - high (> 1.10)). For compression ratio: L - low (\leq 1.50), H - high (> 1.50). Cat. means category based on compression ratio and sensitivity.

Cores	No Compression	ZCA	FVC	FPC
1	5.1%	4.1%	2.1%	1.0%
2	9.5%	5.7%	3.1%	1.2%
4	11.2%	5.6%	3.2%	1.3%

Table 7: Average performance improvement of $B\Delta I$ over other mechanisms: No Compression, ZCA, FVC, and FPC.

Performance "Basically" Doubles



Number of Cache Tags





Figure 15: Effective compression ratio vs. number of tags

Effect on Bandwidth



Performance comparison with prior work

