User Tools

Site Tools


schedule

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
schedule [2019/11/21 14:25] alsermschedule [2021/04/14 14:12] (current) alserm
Line 3: Line 3:
 ===== Lecture Video Playlist on YouTube ===== ===== Lecture Video Playlist on YouTube =====
  
-[[https://www.youtube.com/playlist?list=PL5Q2soXY2Zi8OJwH_bn9UQqSF4wWYSzkp|Lecture Playlist]]+[[https://www.youtube.com/playlist?list=PL5Q2soXY2Zi_22a-Br3hXr55hy7s3ZDwH|Lecture Playlist]]
  
-{{url>https://www.youtube.com/embed/6yITVKTDV0s}}+{{url>https://www.youtube.com/embed?list=PL5Q2soXY2Zi_22a-Br3hXr55hy7s3ZDwH}}
  
 ====== 2019 Lectures/Schedule ====== ====== 2019 Lectures/Schedule ======
Line 26: Line 26:
 |  :::  |  :::  | <hi #fff200>S5.2: [[ https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p229-smith.pdf | Efficient digital neurons for large scale cortical architectures ]], ISCA 2014</hi> \\ {{DigitalNeurons.pdf|(PDF)}} {{DigitalNeurons.pptx|(PPT)}}   | | | |  :::  |  :::  | <hi #fff200>S5.2: [[ https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p229-smith.pdf | Efficient digital neurons for large scale cortical architectures ]], ISCA 2014</hi> \\ {{DigitalNeurons.pdf|(PDF)}} {{DigitalNeurons.pptx|(PPT)}}   | | |
 | W9  |  14.11 \\ Thu.  |<hi #fff200> S6.1: [[ https://people.inf.ethz.ch/omutlu/pub/ambit-bulk-bitwise-dram_micro17.pdf | Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology]], MICRO 2017</hi> \\ {{ambit_marc_widmer.pdf|(PDF)}} {{ambit_marc_widmer.pptx| (PPT)}}  | | | | W9  |  14.11 \\ Thu.  |<hi #fff200> S6.1: [[ https://people.inf.ethz.ch/omutlu/pub/ambit-bulk-bitwise-dram_micro17.pdf | Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology]], MICRO 2017</hi> \\ {{ambit_marc_widmer.pdf|(PDF)}} {{ambit_marc_widmer.pptx| (PPT)}}  | | |
-| W10  |  21.11 \\ Thu.  |<hi #fff200> S7.1: [[ https://people.inf.ethz.ch/omutlu/pub/gatekeeper_FPGA-genome-prealignment-accelerator_bionformatics17.pdf | GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping ]], Bioinformatics 2017</hi> \\ {{|(PDF)}} {{| (PPT)}}  | | | +| W10  |  21.11 \\ Thu.  |<hi #fff200> S7.1: [[ https://people.inf.ethz.ch/omutlu/pub/gatekeeper_FPGA-genome-prealignment-accelerator_bionformatics17.pdf | GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping ]], Bioinformatics 2017</hi> \\ {{gatekeeperpdf.pdf|(PDF)}} {{gatekeeperpdf.pptx| (PPT)}}  | | | 
-|  :::  |  :::  | <hi #fff200>S7.2: [[ https://bmcgenomics.biomedcentral.com/track/pdf/10.1186/s12864-018-4460-0 | GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies ]], BMC Genomics 2018</hi> \\ {{|(PDF)}} {{|(PPT)}}   | | | +|  :::  |  :::  | <hi #fff200>S7.2: [[ https://bmcgenomics.biomedcentral.com/track/pdf/10.1186/s12864-018-4460-0 | GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies ]], BMC Genomics 2018</hi> \\ {{grim-filter.pdf|(PDF)}} {{grim-filter.pptx|(PPT)}}   | | | 
 +| W11  |  28.11 \\ Thu.  |<hi #fff200> S8.1: [[ https://people.inf.ethz.ch/omutlu/pub/mph_usenix_security07.pdf | Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems ]], USENIX SECURITY 2007</hi> \\ {{memperformanceattack.pdf|(PDF)}} {{memperformanceattack.pptx| (PPT)}}  | | | 
 +|  :::  |  :::  | <hi #fff200>S8.2: [[ https://people.inf.ethz.ch/omutlu/pub/fst_asplos10.pdf | Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems ]], ASPLOS 2010</hi> \\ {{ fairness_via_source_throttling.pdf |(PDF)}} {{ fairness_via_source_throttling.pptx|(PPT)}}   | | | 
 +| W12  |  5.12 \\ Thu.  |<hi #fff200> S9.1: [[ https://people.inf.ethz.ch/omutlu/pub/drange-dram-latency-based-true-random-number-generator_hpca19.pdf | D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput ]], HPCA 2019</hi> \\ {{drange.pdf|(PDF)}} {{drange.ppt| (PPT)}}  | | | 
 +|  :::  |  :::  | <hi #fff200>S9.2: [[ https://people.inf.ethz.ch/omutlu/pub/bdi-compression_pact12.pdf | Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches ]], PACT 2012</hi> \\ {{ seminar_bdi_-_final_version.pdf |(PDF)}} {{seminar_bdi_-_final_version.pptx |(PPT)}}   | | | 
 +| W13  |  12.12 \\ Thu.  |<hi #fff200> S10.1: [[ http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.152.7595&rep=rep1&type=pdf | Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures ]], ASPLOS 2009</hi> \\ {{accelerating_critical_section_execution_with_asymmetric_multi-core_architectures.pdf|(PDF)}} {{accelerating_critical_section_execution_with_asymmetric_multi-core_architectures.pptx| (PPT)}}  | | | 
 +|  :::  |  :::  | <hi #fff200>S10.2: [[ https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8675237 | The Accelerator Wall: Limits of Chip Specialization ]], HPCA 2019</hi> \\ {{comparchseminarpres_final.pdf |(PDF)}} {{comparchseminarpres.pptx |(PPT)}}   | | |
schedule.1574346310.txt.gz · Last modified: 2019/11/21 14:25 by alserm