BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

First presented at: 27th IEEE International Symposium on High-Performance Computer Architecture, 2021

Authors: A. Giray Yağlıkçı¹, Minesh Patel¹, Jeremie S. Kim¹, Roknoddin Azizi¹, Ataberk Olgun¹, Lois Oros¹, Hasan Hassan¹, Jisung Park¹, Konstantinos Kanellopoulos¹, Taha Shahroodi¹, Saugata Ghose², Onur Mutlu¹

²University of Illinois at Urbana–Champaign

Executive summary

Problem:

- Memory density scaling of DRAM chips causes increasing vulnerability to RowHammer, but most solutions can't scale accordingly
- Current solutions often require knowledge of or modification to DRAM internals

Goal:

• Find <u>scalable</u> and <u>efficient</u> way to prevent RowHammer <u>without modifying DRAM chip</u>

Key idea:

• Selectively throttle memory accesses that can cause bit-flips

Mechanism:

- Tracking all row activations and throttling RowHammer unsafe row accesses
- <u>Identifying</u> and <u>throttling</u> potential attacker threads

Results:

- Hardware complexity: <u>scalable</u>
- Performance & energy consumption: efficient & scalable

Overview



Background, Problem & Goal





Recap: DRAM


























Cause: memory density scaling




↓ cell-to-cell spacing





















Cause: memory density scaling




↓ cell-to-cell spacing
















Cause: memory density scaling

↓ DRAM cell size

 \downarrow cell-to-cell spacing

<u>.ll.</u>

RowHammer: rapidly activating (opening) and precharging (closing) DRAM row can cause bit-flips in nearby rows




Victim rows

Aggressor row Victim rows









Cause: memory density scaling


↓ DRAM cell size

↓ cell-to-cell spacing



















Cause: memory density scaling

↓ DRAM cell size

↓ cell-to-cell spacing












Cause: memory density scaling

↓ DRAM cell size

↓ cell-to-cell spacing
























Cause: memory density scaling

↓ DRAM cell size


↓ cell-to-cell spacing















Cause: memory density scaling


↓ DRAM cell size

↓ cell-to-cell spacing



















Cause: memory density scaling


↓ DRAM cell size

↓ cell-to-cell spacing













Cause: memory density scaling

↓ DRAM cell size


↓ cell-to-cell spacing





















Cause: memory density scaling


↓ DRAM cell size


↓ cell-to-cell spacing











DRAM Cell





Cause: memory density scaling

↓ DRAM cell size


↓ cell-to-cell spacing





















Cause: memory density scaling

↓ DRAM cell size


↓ cell-to-cell spacing













Cause: memory density scaling

↓ DRAM cell size


↓ cell-to-cell spacing

















Cause: memory density scaling







↓ cell-to-cell spacing











Row Buffer





Cause: memory density scaling

↓ DRAM cell size


↓ cell-to-cell spacing

<u>ldı.</u>

















Cause: memory density scaling

↓ DRAM cell size

↓ cell-to-cell spacing









Current solutions to RowHammer
















Current solutions to RowHammer
































What: refresh (all!) DRAM rows more often to reduce probability of successful bitflip

RowHammer (RH) is getting worse: cannot prevent RH without unacceptable performance loss and power consumption increase
























































Current solutions to RowHammer
















Reactive refresh

Proactive





What: observes activations and reacts by refreshing potential victim rows e.g., TWiCe, PARA, ProHIT, MRLoc, CAT, CBT, ...







Requires proprietary knowledge on DRAM internals: need to know which rows are adjacent to aggressor rows

- Faulty rows/cells/columns Differences in access latency of fastest & slowest cell

Wang, Minghua, et al. "DRAMDig: a knowledge-assisted tool to uncover DRAM address mapping." 2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE, 2020.



Some are probabilistic methods: do not prevent RowHammer completely





Physical isolation

Proactive throttling


















Physica isolatio

Proactiv throttlin


































Current solutions to RowHammer
















Physical isolation

Already defeated!

PTHammer, opcode flipping, ...

Increased refresh rate

Reactive refresh

Physical isolation

Proactive throttling





What: separates physically sensitive da'

e.g., by separating meany vs of user and kernel mode (CATT)







RowHammer is getting worse: we need to provide greater isolation

- wastes memory capacity
- reduces fraction of cells we can protect from RH

Requires proprietary knowledge on DRAM internals: need to know which rows are adjacent to aggressor rows

- Faulty rows/cells/columns
- Differences in access latency of fastest & slowest cell



Physical isolation



















Physical isolation



















Current solutions to RowHammer
















Proactive throttling



Reactive refresh

Physical isolation

Proactive throttling





What: limit repeated access to the same row

e.g., by setting a minimum access delay

e.g., by limiting number of accesses to a row within refresh window





Challenge: performance overhead

Will we delay every access?



How do you track the number of row activations?





Proactive throttling

Countdown to next row activation

0:00:00:000

OK!

Increased refresh rate

Physical isolation


Reactive refresh

Proactive throttling





Memory Controller





Proactive throttling

Countdown to next row activation

0:00:00:005

Increased refresh rate

refresh

Physical isolation

Proactive throttling
















Current solutions to RowHammer
















In search of a better solution





Efficient: low performance/area overhead





Scalable: we want things to work in the future





Implemented without knowledge of or modification to DRAM chip





Key idea: selectively throttle RowHammer-like memory accesses by





Tracking activation rates of all rows in an area-efficient way





Using tracking data to **throttle** RowHammer unsafe activations





<u>Identifying</u> and <u>limiting</u> row activation rates of potential attacker threads (minimizes performance degradation of benign threads)



Mechanisms & Implementation





BlockHammer =

















AttackThrottler



RowBlocker
















RowBlocker BL

















RowBlocker BL









Goal 1: Track which rows have been activated and how many times






Goal 2: Blacklist when activation rate exceeds blacklisting threshold















Question: does a set contain a certain element?





Main components: hash functions + bit array






Operations: insert, test, clear












Question: does a set contain a certain element?


















Insert 5













RowBlocker BL

(per DRAM bank)

Hash Functions








Insert 5



Set = {5}





















Insert 7




Set = {5}


















Insert 7




Set = $\{5, 7\}$


















Insert 9




 $Set = \{5, 7\}$


















Insert 9




 $Set = \{5, 7, 9\}$


















Test 9



 $Set = \{5, 7, 9\}$
























Test 8



 $Set = \{5, 7, 9\}$



AND

False Positive!!





























Remember: we want to know how many times a row is activated (and blacklist it if activation rate > threshold)



Idea: Counting Bloom filter (CBF)
(tracks number of times an element is inserted into filter)








Insert 5



Set = {5}
















Insert 7




 $Set = \{5, 7\}$


















Insert 9




 $Set = \{5, 7, 9\}$


















Test 9



 $Set = \{5, 7, 9\}$





Here threshold = 0
























(tracks number of times an element is inserted into filter)







But Bloom filter is getting saturated










Delete 8



 $Set = \{5, 7, 9\}$





<u>lılı.</u>


















Test 5



 $Set = \{5, 7, 9\}$





Here threshold = 0






















Remember: we want to know how many times a row is activated (and blacklist it if activation rate > threshold)













Idea: Unified Bloom filter (UBF)

(tracks all elements inserted into filter during specific time window)










- Both insert all elements into filter
- Only active filter responds to test queries
- Active filter clears array at end of specified time interval (= epoch)
- Switch roles every epoch

Guarantees **no false negatives** when tested for elements inserted in the last two epochs



























Filter A
Filter B

Epoch 1	Epoch 2	Epoch 3
		•••
		•••





Insert 5



$$Set = {5}$$


$$Set_A = {5} = Set_B$$













 h_1 h_2 h_3 h_4 h_5 h_6 h_7 h_8 h_9 h_{10}

Filter B: passive

Filter A: active



 h_1 h_2 h_3 h_4 h_5 h_6 h_7 h_8 h_9 h_{10}



Filter A
Filter B

Epoch 1	Epoch 2	Epoch 3
		•••
		•••





Insert 7



$$Set = \{5, 7\}$$

$$Set_{A} = \{5, 7\} = Set_{B}$$


Filter A: active

















 h_1 h_2 h_3 h_4 h_5 h_6 h_7 h_8 h_9 h_{10}



Filter A
Filter B

Epoch 1	Epoch 2	Epoch 3
*		•••
		•••





Clear A



$$Set = \{5, 7\}$$


$$Set_A = \{ \}, Set_B = \{5, 7\}$$















Filter A: active



Filter A Filter B







Insert 9



Set =
$$\{5, 7, 9\}$$
 Set_A = $\{9\}$, Set_B = $\{5, 7, 9\}$


Filter A: passive

















Filter A

Filter B







Test 7




Set =
$$\{5, 7, 9\}$$
 Set_A = $\{9\}$, Set_B = $\{5, 7, 9\}$















Filter B: active


Filter A: passive



76




Dual counting Bloom filter















Idea: dual counting Bloom filter (D-CBF)

= unified Bloom filter + counting Bloom filter


- both filters use different hash functions
- hash functions of active filter are altered at end of epoch





Dual counting Bloom filter

Hash




















Filter B: active

→
$$\{h_{j1}, h_{j2}, ...\}$$
 → $b_1 b_2 b_3 b_3 b_m$

$$h_1 h_2 h_3 b_{j2} ... h_m$$

$$Min \{b_{j1}, b_{j2}, ...\} > N_{BL}$$



RowBlocker
















RowBlocker History Buffer (HB)

















RowBlocker HB









Goal 1: Track which rows were activated recently








Goal 2: Test if current row is one of them





RowBlocker HB









What: circular first-in-first-out (FIFO) queue (stores record of rows activated in last t_{delay} time window)







Operations: insert, test, (update)





RowBlocker HB





Row ID: rank-unique ID for all rows



Timestamp: current time




Valid bit









Row ID Timestamp Valid bit

RowBlocker HB (per DRAM rank)

Timestamp

Valid bit

Row ID

Tail pointer (youngest entry)



Update





Row ID: rank-unique ID for all rows



Now - Timestamp >= t_{delay}




Valid bit: set to 0









Tail pointer (youngest entry)

RowBlocker HB (per DRAM rank)

Timestamp

Valid bit

Row ID
















































































BlockHammer =

















AttackThrottler



AttackThrottler




















Goal 2: limit their memory bandwidth usage



AttackThrottler




















Goal 2: limit their memory bandwidth usage











How: RowHammer Likelihood Index (RHLI)














 $RHLI = \frac{\# blacklisted \ row \ activations \ thread \ performs \ to \ DRAM \ bank}{\# blacklisted \ row \ activations \ thread \ performs \ to \ DRAM \ bank}$ max # times blacklisted row can be activated in protected system



More and more likely to induce bit-flip

Quantifies similarity between a given thread's memory access pattern and a real RowHammer attack












Idea: 2 counters per <thread, bank> pair, used same time-interleaving mechanism of D-CBF








Thread activates blacklisted row in bank \rightarrow increment both counters



Only active counter is used to calculate RHLI





Calculates RHLI from rows blacklisted in last two epochs



AttackThrottler




















Goal 2: limit their memory bandwidth usage












How: by applying quota to thread's total in-flight memory requests





Thread keeps **activating blacklisted row:**RHLI increases → **quota decreases**

Thread reaches quota:
can't make new memory request
(until ongoing request is completed)





Lessens memory bandwidth usage of attacker threads → frees up memory bandwidth for benign threads



AttackThrottler: 3rd goal?



















Goal 2: limit their memory bandwidth usage → quota



3. Share info with the Operating System

















Goal: mitigate RH attack at software level e.g., by killing or descheduling attacker thread



Results •••





We compare BlockHammer with:







Baseline system: no RH mitigation





Three probabilistic mitigation mechanisms: PARA, ProHIT, MRLoc





Three deterministic mitigation mechanisms: CBT, TWiCe, Graphene





Results

















Hardware complexity analysis → scalable & low cost

Performance & energy consumption → scalable & efficient



Results

















Performance & energy consumption

→ scalable & efficient




















Area (%CPU) Access Static Power



RowHammer threshold 32K















Area Area (mm²)(%CPU) Static Access Energy Power







- PARA, PROHIT, MRLoc → extremely area-efficient (because probabilistic)
- Graphene << TWiCe, BlockHammer < CBT



RowHammer threshold 1K



- Graphene x28.5, TWiCE x34.5, CBT x19.7 \leftrightarrow BlockHammer x11.2
- New order: Graphene < BlockHammer << TWiCE << CBT
 - BlockHammer is catching up!











Conclusion 1: BlockHammer is **more scalable** than other RowHammer mitigation mechanisms







Conclusion 2: Graphene mostly better than BlockHammer...

for now at least...

- RowHammer will get worse → maybe < 1K? (currently at 9.6K)
- Graphene does not scale as well!





Results

















Performance & energy consumption

→ scalable & efficient



2. Performance & energy consumption










































Benign Application Groups

Benign Application Groups



BlockHammer has no performance or energy overhead for singlecore benign applications





































BlockHammer has competitive performance and energy consumption when no attack is present





BlockHammer has much higher performance of benign applications and lower DRAM energy consumption when attack is present













































BlockHammer has negligible performance and energy consumption overheads and still does if RH worsens (when no attack is present)


















BlockHammer has significantly better performance and lower energy consumption as RH worsens (when attack is present) as










Conclusion 1: When the system is not under attack,
BlockHammer is competitive with the other state-of-the-art
mechanisms, also at the lowest RH thresholds







Conclusion 2: In the presence of a RH attack, BlockHammer has **significantly better performance and lower energy consumption** than all other state-of-the-art mechanisms, **even at lower RH thresholds**



Summary





Summary & Conclusion



Problem:

- Memory density scaling of DRAM chips causes increasing vulnerability to RowHammer, but most solutions can't scale accordingly
- Current solutions often require <u>knowledge of</u> or <u>modification to DRAM internals</u>



Goal:

• Find a <u>scalable</u> and <u>efficient</u> way to prevent RowHammer, without knowledge of or modification to DRAM internals



Mechanisms:

- RowBlocker: <u>tracking</u> all row activations efficiently (by using Bloom filters) and <u>throttling</u>
 RowHammer unsafe row accesses
- AttackThrottler: identifying (RHLI) and throttling (quota) potential attacker threads



Results:

- Hardware complexity: most scalable solution (Graphene currently more efficient but not as scalable)
- Performance & energy: No RowHammer attack: <u>competitive</u>, even at lower RH thresholds RowHammer attack: <u>significantly better than all other solutions</u>



Strengths & Weaknesses





Strengths



 BlockHammer still scales well when DRAM chips are getting more vulnerable to RowHammer



 Implementation requires no knowledge of or modifications to DRAM internals (completely implemented in memory controller)



Makes distinction between benign applications and potential attacks



Introduces many new concepts and even more possible improvements



 Innovative idea → groundwork for new type of RowHammer mitigation: proactive throttling



Weaknesses









- Some empirically-determined parameters (e.g., Bloom filter size)
 - Partially determines false positive rate → room for improvement!



• Evaluation is simulated on **DDR4-based** memory subsystem → what about LPDDR4?



- Results probably similar
- And hardware designers will redo it anyway...







 Should we always aim for deterministic solutions or are probabilistic methods not that bad?



 Can we lower BlockHammer's hardware complexity by adopting a probabilistic approach? What would you change in BlockHammer to achieve that?



- Remember:
 - BlockHammer = RowBlocker (D-CBF + HB) + AttackThrottler (RHLI + quota)



• Is it a good idea to modify BlockHammer into a probabilistic mitigation mechanism? Why (not)?



 Are there other ways to reduce BlockHammer's hardware complexity?





 Once we can quickly reverse-engineer DRAM address mappings, will BlockHammer still be the best approach?



 What would be the ideal RowHammer mitigation mechanism and why?











 Do you think we can combine (parts of) BlockHammer with other mitigation mechanisms? What would be the (dis)advantages?



• Remember:

BlockHammer = RowBlocker (D-CBF + HB) + AttackThrottler (RHLI + quota)

Do you have any other ideas to improve BlockHammer?



refreshing all DRAM rows =

high performance loss& energy consumption

Increased refresh rate

Reactive refresh

- = victim row refresh
- challenge: finding victim rows
- some probabilistic methods



using buffer/isolation rows =

- challenge: finding victim rows
- RH gets worse → need more isolation

Physical isolation

Proactive throttling

← BlockHammer







- What can we do with the RHLI at the software level?
 - E.g. killing or descheduling a thread
 - What problems would you encounter?









Backup Slides



Insert





Row ID: rank-unique ID for all rows



Timestamp: current time




Valid bit: set to 1











Head pointer

(oldest entry)





Test: row recently activated?





Row ID == to be accessed row



Timestamp

We want low latency!




Valid bit == 1











Head pointer



Test: row recently activated?










Timestamp

Store row addresses in CAM

130














(youngest entry)



Comparison



- Compare BlockHammer with
 - (Baseline system: no RH mitigation)
 - 3 probabilistic mitigation mechanisms (errors still possible)
 - PARA
 - ProHIT
 - MRLoc
 - 3 deterministic mitigation mechanisms (usually area overhead)
 - CBT
 - TWiCe
 - Graphene





PARA: definition



• = Probabilistic Adjacent Row Activation



 Row gets activated → adjacent rows get activated (= refreshed) with probability p












• Remember: Reactive refresh



















• Remember: Reactive refresh



















• Remember: Reactive refresh


















• Remember: Reactive refresh








REFRESH with probability p















• Remember: Reactive refresh






with probability p



REFRESH

with probability p













• Remember: Reactive refresh









REFRESH



with probability p









PARA: weaknesses



Cannot prevent bit-flips with 100% certainty (probabilistic!)



 Performance → vulnerable to applications with mix of few frequently activated rows and many randomly activated ones (often the case in memory-intensive programs) → solution: ProHIT



Knowledge on in-DRAM mapping needed







ProHIT: definition



Based on PARA



 Selects victim rows by considering the access patterns of applications (on top of probabilistic selection) → done by <u>Probabilistic History</u> <u>Table</u>



Key operations: row activation →



- Probabilistic promotion (from hot to hotter, i.e. higher priority)
- Probabilistic insertion (into highest priority cold table slot)
- Probabilistic eviction (one of the cold entries is evicted)











Activate row K

















Activate row K




Insert row J/row L With probability p_i




Row A Row B Row C Row D Row E Row F Row G Row H









'Randomly' select cold row to be evicted (influenced by priority)










Activate row K




Insert row J/row L With probability p_i

















Activate row I



Promote row J with probability p_t





Row A
Row B
Row C
Row D
Row J
Row E
Row F
Row H








Activate row I



Promote row J with probability p_t







Promote to 'random' hot entry (with probability based on priority)








Activate row I



Promote row J with probability p_t



Promote to 'random' hot entry (with probability based on priority)





ProHIT: mechanism interval












Invalidate entry + refresh highest-priority row




















ProHIT: weaknesses



Still cannot prevent bit-flips with 100% certainty (probabilistic!)



- But at least we have better performance!
- Knowledge on in-DRAM mapping still needed









MRLoc: definition




Based on PARA



• Mitigating Row-hammering based on memory Locality



Optimizes refresh probability based on memory locality





Victim rows are stored in queue





MRLoc: mechanism
















MRLoc: mechanism
















MRLoc: mechanism
















MRLoc: weaknesses



Cannot prevent bit-flips with 100% certainty (probabilistic!)



- Even worse performance now ...
- Knowledge on in-DRAM mapping needed









Comparison



- Compare BlockHammer with
 - (Baseline system: no RH mitigation)
 - 3 probabilistic mitigation mechanisms
 - PARA
 - ProHIT
 - MRLoc
 - 3 deterministic mitigation mechanisms
 - CBT
 - TWiCe
 - Graphene







CBT: definition



• = Counter-Based Tree



 Tree of counters that count row activations in disjoint memory regions



• Whenever parent node reaches certain threshold, memory region is halved (one half for each child)



Predefined threshold for each level




 Leaf node reaches threshold: counter reset + refresh of respective memory region



CBT: mechanism





Threshold = 2












CBT: mechanism





Threshold = 2



Activate row 1













[1, 32]

1

Threshold = 2
















CBT: mechanism





Threshold = 2



Activate row 4


















Threshold = 2













[1, 32]

























Activate row 4



Threshold = 2

Threshold = 5





























And so on ...

















CBT: mechanism





Threshold = 2



At end of refresh period (e.g. 64 ms)










CBT: weaknesses



Area vs. performance trade-off





 Assumes rows are contiguous but might not be the case → DRAM remaps addresses internally







TWiCe: definition



• = Time Window Counter based row refresh



Maximum number of DRAM ACTs over t_{RFFW} is bounded



• Counter table: | Valid bit | Row address | Activation count | Life



- Activation count: records number of activations to the target row address
- Valid bit: is entry valid?
- Life: # consecutive pruning intervals for which entry stays valid in the table







Row activation



Not in table → allocate entry

valid	row_addr	act_cnt	life						
1	0x50	32,767	3						
1	0xC0	7	2						
0	0xA0	2	1						
0									

vallu	row_addr	act_ciit	IIIe						
1	0x50	32,767	3						
1	0xC0	7	2						
1	0xF0	1	1						
•••									
0									

1	0x50	32,767	3
1	0xC0		2
1	0xF0	1	1
0			

	0x50		3
1	0xC0	8	2
1	0xF0	1	1
0			

0	0x50	32,768	3									
1	0xC0	8										
	0xF0	1	1									
0												

CMD/ADDR

ACT/0xF0


ACT/0xC0

ACT/UX

3) they reached

Victim rows refreshed.

4 Table updated during auto-refres



② Address found. act_cnt incremented.







Row activation



- Not in table → allocate entry
- In table → increment activation count

1	0x50	32,767	3		
1	0xC0	7	2		
0	0xA0	2	1		
0					

1	0x50	32,767	3
1	0xC0	7	2
0			

1 Address not found.

New entry inserted.

valid	row_addr	act_cnt	life							
1	0x50	32,767	3							
1	0xC0	8	2							
1	0xF0	1	1							
0										

ACT/0x50

	0x50		3
-1	0xC0	8	2
1	0xF0	1	1
0			

0	0x50	32,768	3
1	0xC0	8	
	0xF0	1	1
0			

CMD/ADDR

ACT/0xF0

ACT/0xC0

② Address found. act_cnt incremented.

3 three reached.

4 Table updated during auto-refresh.










 Activation count reaches threshold → refresh victim rows & set valid bit to 0









After each pruning interval



- All entries with activation count < th_{Pl} x life \rightarrow removed (NOT refreshed)
- Activation count \geq th_{Pl} x life \rightarrow increment life

																	Vá	alid	row_addr	act_cnt	life
1	0x50	32,767	3		1	0x50	32,767	3	1	0x50	32,767	3		0x50		3		0	0x50	32,768	3
1	0xC0	7	2		1	0xC0	7	2	1	0xC0		2	- 1	0xC0	8	2		1	0xC0	8	3
0	0xA0	2	1						1	0xF0	1	1	-1	0xF0	1	1		0	0xF0	1	1
0				ıL	0				0				0					0			LĮ
CMD/ADI	DR											(50								Т	ime
	① Address not found. New entry inserted. ② Address found. act_cnt incremented						then reache					able upda ng auto-re									



TWiCe: weaknesses



• Relatively large area overhead as RH gets worse! (in comparison to BH and Graphene)



Needs to identify victim rows → requires knowledge of DRAM internals!









Graphene: definition



- Misra-Gries algorithm
 - Solves frequent elements problem
 - Find all elements in a (finite!) stream that occur more than a given fraction of the time
 - Here: elements = memory requests













Graphene: mechanism




Activate row














х4	4	







0x1010	6
0x2020	7





From Y. Park et al., "Graphene: Strong yet Lightweight Row Hammer Protection," in MCRO, 2020



Graphene: mechanism






- Activate row
 - Row not in table AND spillover count < count of all entries → increment spillover count












Row Address	Count
0x1010	6
0x2020	7
0x3030	3
Spillover Count	2







Row Address

0x1010



x50	50



Count

6



Graphene: mechanism







• Row not in table AND spillover count \geq count of some entry $X \rightarrow$ replace entry X with new row + increment count of that row



0x1010	
0x2020	7
	3
	2



0x2020	7
	3
	2





X			

Row Address	Count
0x1010	6
0x2020	7
0x3030	3
Spillover Count	3



0x5050	











Graphene: mechanism



• Count == (multiple of) threshold → refresh victim rows











0x1010	
0x2020	7
	3
	2





0x1010	
0x2020	7



0x1010	6
0x2020	7
	3



Graphene: weaknesses





Needs to identify victim rows → requires knowledge of DRAM internals



Currently one of the best solutions (has good performance and low area overhead)















	$N_{RH}=32K*$					
Mitigation Mechanism	SRAM	CAM	A	rea	Access Energy	Static Power
	KB	KB	mm^2	% CPU	(pJ)	(mW)
BlockHammer	51.48	1.73	0.14	0.06	20.30	22,27
Dual counting Bloom filters	48.00	-	0.11	0.04	18.11	19.81
H3 hash functions	-	-	< 0.01	< 0.01	-	-
Row activation history buffer	1.73	1.73	0.03	0.01	1.83	2.05
AttackThrottler counters	1.75	-	< 0.01	< 0.01	0.36	0.41
PARA [73]	-	-	< 0.01	-	-	-
ProHIT [137]*	-	0.22	< 0.01	< 0.01	3.67	0.14
MrLoc [161]*	-	0.47	< 0.01	< 0.01	4.44	0.21
CBT [132]	16.00	8.50	0.20	0.08	9.13	35.55
TWiCE [84]	23.10	14.02	0.15	0.06	7.99	21.28
Graphene [113]	-	5.22	0.04	0.02	40.67	3.11

			$N_{RH}=1$ K		
SRAM	CAM	A	rea	Access Energy	Static Power
KB	KB	mm^2	% CPU	(pJ)	(mW)
441.33	55.58	1.57	0.64	99.64	220.99
384.00	-	0.74	0.30	86.29	158.46
-	-	< 0.01	< 0.01	-	-
55.58	55.58	0.83	0.34	12.99	62.12
1.75	-	< 0.01	< 0.01	0.36	0.41
-	-	< 0.01	-	-	-
×	×	×	×	×	×
×	×	×	×	×	×
512.00	272.00	3.95	1.60	127.93	535.50
738.32	448.27	5.17	2.10	124.79	631.98
-	166.03	1.14	0.46	917.55	93.96

































Area (%CPU) Access Static Power

RowHammer threshold 32K



- PARA, PRoHIT, MRLoc → extremely area-efficient (because probabilistic)
- Graphene << TWiCe, BlockHammer < CBT → still relatively area-efficient
















RowHammer threshold 32K





• Graphene << TWiCe, BlockHammer < CBT → still relatively area-efficient



RowHammer threshold 1K



- Graphene x28.5, TWiCE x34.5, CBT x19.7 \leftrightarrow BlockHammer x11.2
- New order: Graphene < BlockHammer << TWiCE << CBT
 - BlockHammer is catching up!



























RowHammer threshold 32K



- PARA, PROHIT, MRLoc → extremely area-efficient (because probabilistic)
- Graphene << TWiCe, BlockHammer < CBT → still relatively area-efficient



RowHammer threshold 1K



- Graphene x23, TWiCE x35, CBT x20 \leftrightarrow BlockHammer x10.7
- New order: Graphene < BlockHammer << TWiCE << CBT
 - BlockHammer is catching up!






























- PRoHIT, MRLoc → extremely efficient (because probabilistic)
- TWiCe < CBT << BlockHammer << Graphene → still relatively efficient



RowHammer threshold 1K



• Graphene x22.6, TWiCE x15.6, CBT x14 \leftrightarrow BlockHammer x4.9



- New order: BlockHammer <<< TWiCE, CBT << Graphene
 - BlockHammer is most efficient!

























RowHammer threshold 32K



- PRoHIT, MRLoc → extremely efficient (because probabilistic)
- Graphene << TWiCe, BlockHammer << CBT → still relatively efficient



RowHammer threshold 1K



• Graphene x30.2, TWiCE x29.7, CBT x15.1 \leftrightarrow BlockHammer x9.9



- New order: Graphene << BlockHammer <<< TWiCE << CBT
 - BlockHammer is catching up!



2. Performance & energy consumption



Setup: DDR4 memory







Processor	3.2 GHz, {1,8} core, 4-wide issue, 128-entry instr. window	
Last-Level Cache 64-byte cache line, 8-way set-associative, 16 MB		
Memory Controller	64-entry each read and write request queues; Scheduling policy: FR-FCFS [122, 164]; Address mapping: MOP [60]	
Main Memory	DDR4, 1 channel, 1 rank, 4 bank groups, 4 banks/bank group, 64K rows/bank	

Table 5: Simulated system configuration.