# Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes


Rachata Ausavarungnirun, Joshua Landgraf, Vance Miller, Saugata Ghose, Jayneel Gandhi, Christopher J. Rossbach, Onur Mutlu

MICRO 2017


Presenter: Christina Giannoula

# Background and Problem


#### Address Translation



#### Address Translation




#### Address Translation



#### Page Table Walk

- Look up a mapping
- Page Table Walk: Ten to hundreds of cycles


Page Table



Found!

### Page Table Walk

Look up a mapping



Found!

#### Translation Lookaside Buffers (TLB)

#### > TLBs:

- Store recently used address translations
- Address translation cache

Level 1 Level 2



Virtual	Physical
VII LUAI	Filysical

Limited Size

Page 1	Page 60
Page 3	Page 63
Page 4	Page 64
Page 5	Page 42

#### Page Table

Virtual	Physical
Page 0	Page 60
Page 1	Page 43
Page 2	Page 16
Page 3	Page 63
Page 4	Page 64
Page 5	Page 42
Page 6	Page 73
Page 7	Page 234

**GPU** core

GPU core

GPU core

**GPU** core

GPU core

Prive TLB

GPU core

Private TLB

GPU core


**Private TLB** 


**GPU** core


Private TLB


**Private** 

TLB miss!











Small Pages

Physical address space




Small Pages (4KB)

Physical address space




Large Pages (2MB)


Physical address space





**Small Pages** Large Pages Physical address space Physical address space Virtual address space Virtual address space TLB **Fixed Size** 3 entries




**Small Pages** Large Pages Physical address space Physical address space Virtual address space Virtual address space TLB Limited TLB reach **Fixed Size** 3 entries









- > An application requests data that **is not** currently resident in GPU memory
- > A **Page Fault** is triggered
- Transfer data in page-granularity





> An application requests data that **is not** currently resident in GPU memory






> An application requests data that **is not** currently resident in GPU memory





> An application requests data that **is not** currently resident in GPU memory



#### Page Size Trade-Off

**Small Pages** 

VS

Large Pages

- Low TLB reach
- Low demand paging latency

- High TLB reach
- High demand paging latency

Can we get the best of both page sizes?

- Problem
  - No single best page size for GPU virtual memory (large vs small pages)
- Goal
  - □ Transparently and efficiently enable <u>both</u> page sizes

- Problem
  - No single best page size for GPU virtual memory (large vs small pages)
- Goal
  - Transparently and efficiently enable <u>both</u> page sizes
- Key Observation
  - Can easily coalesce an application's contiguously-allocated small pages into a large page
  - GPGPU applications typically allocate large chunks of memory at once

small pages

large page frame

- Problem
  - No single best page size for GPU virtual memory (large vs small pages)
- Goal
  - Transparently and efficiently enable <u>both</u> page sizes
- Key Observation
  - Can easily coalesce an application's contiguously-allocated small pages into a large page
  - GPGPU applications typically allocate large chunks of memory at once
- Key Idea
  - <u>Preserve the virtual address contiguity</u> of small pages when allocating physical memory to simplify coalescing
- Mosaic:
  - □ A hardware/software cooperative framework
  - Enables the benefits of both small and large pages
- Key Result: 55% on average performance improvement over state-of-the-art GPU memory management mechanism

# Key Ideas and Challenges

#### Key Ideas

Translate using large page size Large High TLB reach **Pages** Physical address space Transfer using **small page size** Virtual address space Low demand paging latency small pages Contiguity large page frame Small Pages I/O bus **CPU GPU** Memory Memory

#### Challenges with Multiple Page Sizes



App1 Allocation

App2 Allocation

App1 Allocation

App2 Allocation

Coalesce
App2
Pages

Large page frame 1

Large page frame 2

Large page frame 3

Large page frame 4

Large page frame 5

Need to search which pages to coalesce



App2

Unallocated

#### State-of-the-art









#### Challenges with Multiple Page Sizes



#### Challenges with Multiple Page Sizes

Time

App1
Allocation

App2 Allocation

App1 Allocation

App2 Allocation

Coalesce App2 Large page frame 1

Large page frame 2

Large page frame 3

Large page frame 4

Large page frame 5

Cannot coalesce without migrating multiple pages




App2


Unallocated

State-of-the-art


# Why page migration is bad



# Why page migration is bad



# Why page migration is bad



### Desirable Allocation

### Time

App1 Allocation

App2 Allocation

App1 Allocation

App2 Allocation

Coalesce App2 Pages Large page frame 1

Large page frame 2

Large page frame 3

Large page frame 4

Large page frame 5


# Can coalesce without moving data



App2

Unallocated

### **Desirable Allocation**



### Key Ideas

- Use multiple page sizes
- Translate using large page size
   High TLB reach
- Transfer using small page size
   Low demand paging latency
- Allocate physical pages in a way that avoids the need to migrate data

# Mechanism

### Mosaic

- 3 components
- Contiguity-Conserving Allocation
- In-Place Coalescer
- Contiguity-Aware Compaction


### **GPU Runtime**




### Mosaic


- 3 components
- Contiguity-Conserving Allocation
- In-Place Coalescer
- Contiguity-Aware Compaction

### **GPU Runtime**







A typical GPGPU application allocates a large number of base pages




 Conserve contiguity of base pages - Virtual memory are contiguous within a large page frame in physical memory




 Conserve contiguity of base pages - Virtual memory are contiguous within a large page frame in physical memory




- Transfer data/pages at a smal page granularity
  - A page that is transferred is immediately ready to use low latency



- Transfer data/pages at a smal page granularity
  - A page that is transferred is immediately ready to use low latency



- Transfer data/pages at a smal page granularity
  - A page that is transferred is immediately ready to use low latency



 Send to In-Place Coalescer a list of the large page frame addresses that were allocated

### Mosaic

- 3 components
- Contiguity-Conserving Allocation
- In-Place Coalescer
- Contiguity-Aware Compaction

### **GPU Runtime**




### Mosaic: Coalescing

# Contiguity-Conserving Allocation Sends the list of large pages Contiguity-Aware Coalescer Contiguity-Aware Compaction Hardware

- Fully-allocated large page frames = coalesceable
  - Contiguous in both virtual and physical memory
  - All base pages within the large page frame have been allocated and belong to the same address space

# Mosaic: Coalescing

### **GPU Runtime**



- Coalesce without moving data
  - Simply update the page tables
  - No need for TLB flush
- With an application transparent way

# Mosaic: Coalescing


### **GPU Runtime** In-Place Contiguity-Aware Coalescer Hardware Page **Table** List of coalesceable pages ables Update nad Data Large Page Table Small Page Table Large page page offset Coalesced Bit page number Small page small page number page offset


Data can be accessed using either page size

### Mosaic


- 3 components
- Contiguity-Conserving Allocation
- In-Place Coalescer
- Contiguity-Aware Compaction

### **GPU Runtime**







- It sends a deallocation request to the GPU runtime
- The Runtime invokes Contiguity-Aware Compaction for the corresponding large page




- Check whether the large page frame has high degree of internal fragmentation
- Free-up not fully-used large page frames




 Update the page table to splinter the large page back into its constituent base pages



 Compaction: Migrating the remaining base pages to another uncoalesced large page frame that belongs to the same application




 Compaction: Migrating the remaining base pages to another uncoalesced large page frame that belongs to the same application



 Compaction: Migrating the remaining base pages to another uncoalesced large page frame that belongs to the same application

### **GPU Runtime** Contiguity-Aware In-Place Compaction Hardware Splinter pages Page Table Compact pages Data by migrating data

- Page Migration is required
- TLB flush is required



 Contiguity-Aware Compaction component notifies Contiguity-Conserving Allocation of the large page frames that are now free after compaction, such that to be used for future memory allocations

# Methodology

### Methodology


- MAFIA framework which uses GPGPU-Sim
  - □ 30 cores @1020MHz
  - 64KB 4-way L1, 2048KB 16-way L2
  - Private L1 TLB: 128 base pages / 16 large page entries per core
  - Shared L2 TLB: 512 base pages / 256 large page entries
  - □ DRAM: 3GB GDDR5 @1674 MHz
- Model sequential page walks
- Workloads
  - Homogeneous workloads = multiple copies of the same application
  - Heterogeneous workloads = randomly selected applications
  - Multiple GPGPU applications execute concurrently
  - □ Test suites: Parboil, SHOC, LULESH, Rodinia, CUDA SDK
- Evaluation metric
  - □ Weighted Speedup =  $\sum_{i=1}^{N} \frac{IPCshared}{IPCalone}$  for each application i

### Comparison Points

- State-of-the-art CPU-GPU memory management
  - GPU-MMU based on [Power et al., HPCA'14]
    - Utilizes parallel page walks, TLB request coalescing and page walk cache to improve performance
    - <u>Limited</u> TLB reach (4KB pages)
- 2. Ideal TLB: Every TLB access is a L1 TLB hit

# Evaluation


# Homogeneous workloads




Mosaic consistently improves performance:

- 55.5% averaged over GPU-MMU across 135 workloads
- comes within 6.8% of the Ideal TLB

### Heterogeneous workloads




# Heterogeneous workloads



### Mosaic:

significantly improves performance for TLB-friendly workloads


### Heterogeneous workloads



### Mosaic:

- significantly improves performance for TLB-friendly workloads
- provides less benefit in TLB-sensitive workloads

### TLB Hit Rate



Mosaic significantly reduces the TLB miss rate:

the average miss rate falls below 1% in both the L1 and L2 TLBs

# More Results in the Paper

- Per-application IPC
- Sensitivity analysis to different TLB sizes
- Memory fragmentation analysis

Mosaic is available at: https://github.com/CMU-SAFARI/Mosaic

# Summary

# Executive Summary

- Problem
  - No single best page size for GPU virtual memory (large vs small pages)
- Goal
  - Transparently and efficiently enable <u>both</u> page sizes
- Key Observation
  - Can easily coalesce an application's contiguously-allocated small pages into a large page
  - GPGPU applications typically allocate large chunks of memory en masse
- Key Idea
  - <u>Preserve the virtual address contiguity</u> of small pages when allocating physical memory to simplify coalescing
- Mosaic:
  - □ A hardware/software cooperative framework
  - Enables the benefits of both small and large pages
- Key Result: 55% on average performance improvement over state-of-the-art GPU memory management mechanism

# Strengths & Weaknesses

#### Intuitive Idea:

- Exploits the benefits of using both small and large pages
- Well-written, insightful paper

#### Intuitive Idea:

- Exploits the benefits of using both small and large pages
- Well-written, insightful paper

#### Mechanism:

- Avoids page migration when memory alocation is requested
- Application-transparent support for multiple page sizes
- Data can be accessed using either page size

#### Intuitive Idea:

- Exploits the benefits of using both small and large pages
- Well-written, insightful paper

#### Mechanism:

- Avoids page migration when memory alocation is requested
- Application-transparent support for multiple page sizes
- Data can be accessed using either page size

#### Evaluation:

- Investigate behavior of multiple GPGPU applications that run concurrently
- Explore the performance in case of highly fragmented pages
- High variety of workloads explored

#### Intuitive Idea:

- Exploits the benefits of using both small and large pages
- Well-written, insightful paper

#### Mechanism:

- Avoids page migration when memory alocation is requested
- Application-transparent support for multiple page sizes
- Data can be accessed using either page size

#### Evaluation:

- Investigate virtual memory when multiple GPGPU applications run concurrently
- Explore the performance in case of highly fragmented pages
- High variety of workloads explored

#### Online available

### Weaknesses

#### Mechanism:

- Provides soft guarantee that a large page frame contains pages from only a single address space
- What is the threshold after which Mosaic splinters a large page frame into small pages?
- Needs many changes in the system stack
  - Software-hardware cooperative solutions are not always be easy to adopt

## Weaknesses

#### Mechanism:

- Provides soft guarantee that a large page frame contains pages from only a single address space
- What is the threshold after which Mosaic splinters a large page frame into small pages?
- Needs many changes in the system stack
  - Software-hardware cooperative solutions are not always be easy to adopt

#### Evaluation:

- No comparison with an approach that uses large page frames
  - Mosaic mainly benefits from TLB-friendly applications
- Model sequential page walks in simulation
- Less benefit in TLB sensitive applications and highly fragmented pages
- Simulation-based evaluation

# Takeaways

# Takeaways

- A novel idea to enable benefits of both small and large pages
- Hardware/software cooperative framework
- Application-transparent support for multiple page sizes
  - No TLB flush when coalescing
- Online available
- Easy to read and understand paper

# Open Discussion

- We do not completely avoid data migration!
- Avoid page migration to the critical path :
  - gpu\_malloc();
    - ... access ...

On allocation: do not move the data

- We do not completely avoid data migration!
- Avoid page migration to the critical path :
  - gpu\_malloc();
  - ... access ...
  - gpu\_free();
  - On deallocation:

On deallocation: move the data

- We do not completely avoid data migration!
- Avoid page migration in the critical path :
  - gpu\_malloc();
  - ... access ...
  - gpu\_free();
  - On deallocation:
- Any similar concepts ?

**Be Optimistic!** 

We do not completely avoid data migration!

Hardware Transactional Memory (HTM)

**Be Optimistic!** 

- Lazy PIM: CAL 2016
- Other works related to speculation ?

- Mosaic does not significantly improve the performance for TLB sensitive workloads
- No comparison with other research works that use <u>large</u> page sizes
- Any ideas to extend this work for TLB-sensitive applications?
  - TLB prefetching ?

- TLB is shared among multiple concurrently-executing applications.
  These applications compete for the shared TLB.
  - Can we improve inter-application interference?

- TLB is shared among multiple concurrently-executing applications.
   These applications compete for the shared TLB.
  - Can we improve inter-application interference?
  - TLB partitioning?
  - Static/Dynamic partitioning?

# MASK: Redesigning the GPU Memory Hierarchy to Support Multi-Application Concurrency

```
Rachata Ausavarungnirun<sup>1</sup> Vance Miller<sup>2</sup> Joshua Landgraf<sup>2</sup> Saugata Ghose<sup>1</sup> Jayneel Gandhi<sup>3</sup> Adwait Jog<sup>4</sup> Christopher J. Rossbach<sup>2,3</sup> Onur Mutlu<sup>5,1</sup>
```

<sup>1</sup>Carnegie Mellon University <sup>2</sup>University of Texas at Austin <sup>3</sup>VMware Research <sup>4</sup>College of William and Mary <sup>5</sup>ETH Zürich

- Is the 'ideal' page size an <u>application-specific</u> parameter? How can we **predict** the 'correct' page size for each application?
  - tracks the difference or distance between successive TLB miss virtual pages to identify it
- How to apply such an idea when different applications are executing concurrently?

- Mosaic provides a soft guarantee that a large page frame contains pages from only a single address space.
  - No discussion about the heuristic used
  - Any good heuristic/idea?

printf ("Thank you");