User Tools

Site Tools


sessions

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
sessions [2020/10/01 15:49]
alserm
sessions [2021/05/27 16:22] (current)
alserm
Line 8: Line 8:
 Please use the following algorithm to prepare for your talk: Please use the following algorithm to prepare for your talk:
  
-  * Step 1: Check the Sessions page: https://​safari.ethz.ch/​architecture_seminar/​fall2020/​doku.php?​id=sessions+  * Step 1: Check the Sessions page: https://​safari.ethz.ch/​architecture_seminar/​spring2021/​doku.php?​id=sessions
   * Step 2: Check your assigned paper and presentation date.   * Step 2: Check your assigned paper and presentation date.
-  * Step 3: Contact your Mentor #1, Mentor #2, and Mentor #3 (if applicable) ​to schedule a meeting (do it now).+  * Step 3: Contact your Mentor #1, Mentor #2, and Mentor #3 to schedule a meeting (do it now).
   * Step 4: Read and analyze your paper thoroughly.   * Step 4: Read and analyze your paper thoroughly.
   * Step 5: Discuss with anyone you wish + use any resources.   * Step 5: Discuss with anyone you wish + use any resources.
Line 22: Line 22:
  
 ====== Schedule of Paper Presentations ====== ====== Schedule of Paper Presentations ======
- +First/Last Name ^ Session (Order in Day) and Date ^ Paper ^ Mentor #1 ^ Mentor #2 ^ Mentor #3 ^   
- +| Lukas Egeling |  S1.1 \\ 25 March |    [[ https://spectreattack.com/spectre.pdf | Spectre Attacks: Exploiting Speculative ExecutionIEEE Symposium on Security ​and Privacy 2019 ]] | Hasan Hassan | Jawad Haj-Yahya | Jeremie Kim | 
-^ Last Name ^ First Name ^ Paper ^ Mentor #1 ^ Mentor #2 ^ Mentor #3 ^ Session (Order in Day) and Date ^  +| Sofie Daniels |  ​S1.\\ 25 March |    [[ https://arxiv.org/pdf/2102.05981.pdf | BlockHammerPreventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM RowsHPCA 2021 ]] | Abdullah Giray Yaglikci | Jeremie Kim | Haocong Luo
-Schoellen ​Felix | [[ https://pdfs.semanticscholar.org/66c3/​661f86ca40fed69e683288b2106635fa5f37.pdf | Architecture of the IBM System/360IBM Journal of Research ​and Development 1964. ]] | Geraldo Francisco De Oliveira Junior ​Damla Senol Cali | | S1.\\ 15 Oct | +|  @#CEECF5: Axel Schwarzenbach |  @#​CEECF5: ​S2.1 \\ 1 April |  @#CEECF5:   ​[[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​tok=388edc&​media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fdrange-dram-latency-based-true-random-number-generator_hpca19.pdf | D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency ​and High Throughput, ​HPCA 2019. ]] |  @#CEECF5: Jeremie Kim |  @#CEECF5: Abdullah Giray Yaglikci |  @#CEECF5: Hasan Hassan
-| Becker | Olivier ​| [[ https://www.microsoft.com/en-us/research/​wp-content/​uploads/​2016/​02/​ISCA2010.pdf | AergiaExploiting Packet Latency Slack in On-Chip NetworksISCA, 2010 ]]  Nika Mansouri Ghiasi ​Kosta Stojiljkovic ​| S1.2 \\ 15 Oct +|  @#CEECF5: Lorenzo Rai |  @#​CEECF5: ​S2.2 \\ 1 April |  @#CEECF5:    [[ https://parallel.princeton.edu/papers/micro19-gao.pdf | ComputeDRAMIn-Memory ​Compute Using Off-the-Shelf DRAMs, MICRO 2019 ]] |  @#CEECF5: Geraldo Francisco De Oliveira Junior |  @#CEECF5: Nastaran Hajinazar |  @#CEECF5: João Dinis Ferreira | 
-| @#​CEECF5: ​Vilums ​| @#​CEECF5: ​Georgijs ​| @#CEECF5: [[ https://​safari.ethz.ch/​architecture_seminar/​fall2018/​lib/​exe/​fetch.php?​media=morphcore.pdf | MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput ​TLPMICRO 2012. ]] | @#​CEECF5: ​Jawad Haj-Yahya ​| @#​CEECF5: ​Kosta Stojiljkovic ​| @#​CEECF5: ​| @#CEECF5: S2.1 \\ 22 Oct +| Georg Streich | S3.\\ 15 April |    [[ https://safari.ethz.ch/architecture_seminar/spring2019/lib/exe/fetch.php?​tok=476ab4&​media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fpim-enabled-instructons-for-low-overhead-pim_isca15.pdf | PIM-Enabled Instructions: A Low-Overhead,​ Locality-Aware Processing-in-Memory ​Architecture, ISCA, 2015. ]] | Juan Gomez Luna | Rahul Bera | Geraldo Francisco De Oliveira Junior
-| @#​CEECF5: ​Maisch ​| @#​CEECF5: ​Leandra ​| @#CEECF5: [[ https://people.inf.ethz.ch/omutlu/pub/​continuous-runahead-engine_micro16.pdf | Continuous RunaheadTransparent Hardware Acceleration for Memory ​Intensive Workloads, MICRO 2016 ]] | @#​CEECF5: ​Minesh Hamenbhai Patel | @#​CEECF5: ​Haiyu Mao | @#CEECF5: | @#CEECF5: S2.\\ 22Oct | +|  @#CEECF5: Bastian Amrhein |  @#​CEECF5: ​S4.1 \\ 22 April |  @#CEECF5:  [[ https://​safari.ethz.ch/​architecture_seminar/​fall2018/​lib/​exe/​fetch.php?​tok=b927d2&​media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fbless_isca09.pdf | A Case for Bufferless Routing in On-Chip NetworksISCA 2009. ]] |  @#CEECF5: Minesh Hamenbhai Patel |  @#CEECF5: Nika Mansouri Ghiasi |  @#CEECF5: Haiyu Mao
-| Weidmann | Theo | [[ https://people.inf.ethz.ch/omutlu/pub/hamm_isca09.pdf | Flexible Reference Counting-Based Hardware Acceleration for Garbage Collection, ISCA 2009 ]] | Geraldo Francisco De Oliveira Junior | Konstantinos Kanellopoulos | | S3.1 \\ 29 Oct | +| @#CEECF5:​ Paul Scheffler ​| @#​CEECF5: ​S4.2 \\ 22 April | @#​CEECF5: ​ ​​ ​ ​[[ http://tnm.engin.umich.edu/wp-content/uploads/sites/353/2021/​01/​2021.02.Prodigy_HPCA2021_Camera_Ready.pdf | Prodigy:​ Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-DesignHPCA 2021 ]] | @#CEECF5:​ Rahul Bera | @#CEECF5:​ Konstantinos Kanellopoulos ​| @#​CEECF5: ​Juan Gomez-Luna | 
-| Scholbe | Stefan | [[ https://people.inf.ethz.ch/​omutlu/​pub/​VBI-virtual-block-interface_isca20.pdf | The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual ​Memory ​Framework, ISCA, 2020 ]] | Lois Orosa Nogueira ​Jisung Park Nastaran | S3.2 \\ 29 Oct +| Nils Wistoff |  S5.\\ 29 April |    [[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​media=perceptron_branch_predictor.pdf | Dynamic branch prediction with perceptronsHPCA 2001. ]] | Can Firtina | Hasan Hassan | Behzad Salami
-| @#​CEECF5: ​Bjelajac ​| @#​CEECF5: ​Stefan ​| @#CEECF5: [[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​tok=d2103c&​media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2FGoogle-consumer-workloads-data-movement-and-PIM_asplos18.pdf | Google Workloads ​for Consumer Devices: Mitigating Data Movement BottlenecksASPLOS 2018. ]] | @#​CEECF5: ​Damla Senol Cali | @#​CEECF5: ​Juan Gomez Luna | @#​CEECF5: ​| @#CEECF5: S4.1 \\ 5 Nov +| Valery Fischer |  S5.2 \\ 29 April |    [[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​tok=5d56bf&​media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Frlmc_isca08.pdf | Self Optimizing Memory ControllersA Reinforcement Learning ApproachISCA 2008. ]] | Gagandeep Singh | Jisung Park | Can Firtina | 
-| @#​CEECF5: ​Adatte ​| @#​CEECF5: ​Quentin ​| @#CEECF5: [[ https://safari.ethz.ch/architecture_seminar/fall2020/lib/exe/fetch.php?​media=05008902.pdf | A Logic-in-Memory ComputerIEEE Trans. Comput., 1970 ]] | @#​CEECF5: ​Gagandeep Singh | @#​CEECF5: ​Nika Mansouri Ghiasi ​| @#CEECF5: | @#CEECF5: S4.\\ 5 Nov | +|  @#CEECF5: Hong Chul Nam |  @#CEECF5: S6.1 \\ 6 May |  @#CEECF5:    [[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​tok=602468&​media=https%3A%2F%2Farxiv.org%2Fpdf%2F1510.00149.pdf | Deep CompressionCompressing ​Deep Neural ​Network with PruningTrained Quantization and Huffman Coding, ArXiv 2016. ]] |  ​@#​CEECF5: Haiyu Mao |  ​@#​CEECF5:​ Lois Orosa Nogueira |  ​@#​CEECF5:​ Jisung Park
-| Brechbühl | Jérome ​| [[ https://​safari.ethz.ch/​architecture_seminar/​fall2020/​lib/​exe/​fetch.php?​media=01199334.pdf | Using Memory Errors to Attack a Virtual MachineIEEE Symposium on Security and Privacy, 2003 ]] | Minesh Hamenbhai Patel Rahul Bera | S5.1 \\ 12 Nov +|  @#CEECF5: Robert Veres |  @#​CEECF5: ​S6.2 \\ 6 May |  @#CEECF5:   ​[[ https://arxiv.org/pdf/1910.09020.pdf | SneakySnakeA Fast and Accurate Universal Genome Pre-Alignment Filter for CPUs, GPUs, and FPGAsBioinformatics ​2020 ]] |  @#CEECF5: Mohammed Alser |  @#CEECF5: Can Firtina |  @#CEECF5: Damla Senol Cali | 
-Müller | Julian | [[ https://​people.inf.ethz.ch/​omutlu/​pub/​rowhammer-TRRespass_ieee_security_privacy20.pdf | TRRespass: Exploiting the Many Sides of Target Row Refresh, IEEE Symposium on Security and Privacy, 2020 ]] | Abdullah Giray Yaglikci | Hasan Hassan | | S5.2 \\ 12 Nov | +| Francois Costa | S7.1 \\ 20 May |    [[ https://www.cis.upenn.edu/~milom/​cis501-Fall09/papers/Alpha21264.pdf | The Alpha 21264 Microprocessor, IEEE Micro 1999 ]] | Jisung Park | Rahul Bera | Jawad Haj-Yahya | 
-| @#CEECF5: Schumacher | @#CEECF5: David | @#​CEECF5: ​[[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​tok=388edc&​media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fdrange-dram-latency-based-true-random-number-generator_hpca19.pdf | D-RaNGeUsing Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High ThroughputHPCA 2019. ]] | @#CEECF5: Jeremie Kim @#CEECF5: Mohammed Alser | @#CEECF5: | @#CEECF5: S6.1 \\ 19 Nov | +| Bernard Pranjic | S7.2 \\ 20 May |   ​[[ http://cccp.eecs.umich.edu/papers/shrupad-micro17.pdf | Mirage coresthe illusion of many out-of-order cores using in-order hardwareMICRO 2017 ]] | Behzad Salami | Kosta Stojiljkovic | Damla Senol Cali | 
-| @#​CEECF5: ​Meier | @#CEECF5: Christopher | @#CEECF5: [[ https://​parallel.princeton.edu/​papers/​micro19-gao.pdf | ComputeDRAM:​ In-Memory Compute Using Off-the-Shelf DRAMs, MICRO 2019 ]] | @#CEECF5: Juan Gomez Luna | @#CEECF5: Nastaran | @#CEECF5: | @#CEECF5: S6.2 \\ 19 Nov | +| @#​CEECF5:​ Benjamin Gundersen | @#CEECF5: S8.1 \\ 27 May |  ​@#​CEECF5:​   ​[[ https://safari.ethz.ch/architecture_seminar/fall2018/lib/​exe/​fetch.php?​media=10.1.1.20.8558.pdf | Multiscalar Processors, ISCA 1995. ]] |  ​@#​CEECF5:​ Konstantinos Kanellopoulos |  ​@#​CEECF5:​ Nika Mansouri Ghiasi | @#CEECF5: Gagandeep Singh | 
-| Loher | Timo | [[ https://​safari.ethz.ch/​architecture_seminar/​spring2019/​lib/​exe/​fetch.php?​tok=d310e0&​media=https%3A%2F%2Farxiv.org%2Fpdf%2F1805.03718.pdf | Neural CacheBit-Serial In-Cache Acceleration of Deep Neural ​NetworksISCA 2018. ]] | Jisung Park | João Dinis Ferreira | | S7.1 \\ 26 Nov | +|  @#CEECF5: Andrea Lepori |  @#​CEECF5: ​S8.2 \\ 27 May |  @#CEECF5:    [[ https://​safari.ethz.ch/​architecture_seminar/​fall2018/​lib/​exe/​fetch.php?​media=p294-rajwar.pdf | Speculative Lock Elision: Enabling Highly Concurrent Multithreaded ExecutionMICRO 2001. ]] |  @#CEECF5: Nika Mansouri Ghiasi |  @#CEECF5: Minesh Hamenbhai Patel |  @#CEECF5: Kosta Stojiljkovic | 
-| Kleymann | David | [[ https://​people.inf.ethz.ch/​omutlu/​pub/​hwbugs_micro08.pdf | Online Design Bug Detection: RTL Analysis, Flexible Mechanisms, and Evaluation, MICRO, 2008 ]] | Rahul Bera | Haiyu Mao | Jeremie Kim S7.2 \\ 26 Nov +| Alfio Di Mauro | S9.1 \\ 3 June |    ​[[ https://​people.inf.ethz.ch/​omutlu/​pub/​FIGARO-fine-grained-in-DRAM-data-relocation-and-caching_micro20.pdf | FIGAROImproving System Performance via Fine-Grained In-DRAM Data Relocation and Caching, MICRO 2020 ]] | Lois Orosa Nogueira | Konstantinos Kanellopoulos | Haocong Luo |
-| @#​CEECF5: ​Esterhammer ​| @#​CEECF5: ​Arno | @#CEECF5: [[ https://rambleed.com/docs/20190603-rambleed-web.pdf | RAMBleedReading Bits in Memory Without Accessing ThemIEEE Symposium on Security ​and Privacy, 2020]] | @#​CEECF5: ​Hasan Hassan ​| @#​CEECF5: ​Abdullah Giray Yaglikci ​| @#CEECF5: | @#CEECF5: S8.1 \\ 3 Dec | +
-| @#CEECF5: Krattenmacher | @#CEECF5: Jascha | @#​CEECF5: ​[[ https://web.eecs.umich.edu/~taustin/papers/OAKLAND16-a2attack.pdf | A2: Analog malicious hardware, IEEE Symposium on Security and Privacy, 2016. ]] | @#CEECF5: Lois Orosa Nogueira ​@#​CEECF5: ​Jawad Haj-Yahya | @#​CEECF5: ​@#CEECF5: S8.2 \\ 3 Dec | +
-| Oberdörfer | Tobias ​| [[ https://people.inf.ethz.ch/omutlu/pub/shouji-genome-prealignment-filter_bionformatics19.pdf | ShoujiA Fast and Efficient Pre-Alignment Filter for Sequence AlignmentBioinformatics 2019 ]] | Mohammed Alser Can Firtina ​| | S9.1 \\ 10 Dec | +
-| Xuan | Cheng | [[ https://www.iscaconf.org/isca2020/papers/466100a391.pdf | Hardware-Software Co-Design for Brain-Computer Interfaces, ISCA, 2020 ]] | Konstantinos Kanellopoulos | Gagandeep Singh | | S9.2 \\ 10 Dec +
-| @#​CEECF5: ​Vitez | @#​CEECF5: ​Victor ​| @#CEECF5: [[ https://​safari.ethz.ch/​architecture_seminar/​fall2020/​lib/​exe/​fetch.php?​media=s41467-020-15190-3.pdf | A programmable chemical computer with memory and pattern recognitionNature Communications,​ 2020 ]] | @#​CEECF5: ​Can Firtina ​| @#​CEECF5: ​João Dinis Ferreira ​| @#CEECF5: | @#CEECF5: S10.1 \\ 17 Dec | +
-| @#CEECF5: | @#CEECF5: | @#​CEECF5: ​@#​CEECF5: ​@#CEECF5: | @#CEECF5: | @#CEECF5: S10.2 \\ 17 Dec |+
sessions.1601560179.txt.gz · Last modified: 2021/02/05 09:35 (external edit)