
Hardware-Software Co-Design for Brain-Computer Interfaces

Ioannis Karageorgos*, Karthik Sriram*, Ja'n Vesely'*, Michael Wu Marc Powell ,David Borton , Rajit Manohar , Abhishek Bhattacharjee

ISCA 2020

Presented by Cheng Xuan, 10.12.2020









Executive Summary

- **Problem:** Current implantable BCIs (as chips) are realized with custom ASICs (ASIC: Application-specific integrated circuit) and therefore treat only certain diseases or perform specific tasks in specific brain regions (one architecture for one task) => low flexibility
- Goal: Design a general-purpose architecture for implantable BCIs which realizes multiple tasks by one common architecture with low power consumption to satisfy safety constraint for implantable BCIs
- Challenge: Keep power consumption low while the circuit becomes complex
- General Idea: Using the principles of hardware-software co-design to preprocess the algorithms before implementing them into hardware
- **Key Mechanism:** Refactor the underlying algorithm of each task into distinct pieces that realize different phases of the algorithm and then implement each piece into distinct hardware block (Processing Element)
 - For each supported task: Configure all necessary processing elements into pipeline to execute it
- Result: Realizes an extensible and general-purpose hardware architecture for low-power implantable BCIs

Outline


- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

Brain-Computer Interfaces (BCI)

Direct pathway between the brain and an external device

- "From brain to computer" direction: Collects neuronal signal from neurons, digitize and then process
- "From computer to brain" direction: Change behavior of neurons by:
 - 1.Stimulating the neurons directly (rough way)
 - 2. Translating digital signals to a format which can be understood by neurons
 - => Control neurons precisely: bottleneck of BCI

Brain-Computer Interfaces (BCI)




Technology of BCI has gained more attention

Used by over 160K patients worldwide

- Neuralink
 - Neurotechnology company
 - Founded by Elon Musk

Applications of BCI



Treatment of neurological diseases

E.g., epilepsy, Parkinson's disease, anxiety

Support research of brain functions

Repair of perceptions (Cochlear implant)

Realization of BCI

1. Headsets or electrodes placed on the scalp

Do not require surgical deployment (safe and beneficial to commercialization)

2. Implantable BCIs (as chips embedded in brain tissue)

• Need surgical deployment but enable BCI to record from and simulate large number of neurons with high signal fidelity, spatial resolution, and in real time

Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

Problem of BCI as headsets (Non-invasive)

BCI as headsets do not satisfy the performance requirements for forward-looking BCI applications

Because:

- 1. Collected signals are noisy and low resolution
- 2. Less ideal for real time processing of signals


Problem of BCI as headsets (Non-invasive)


BCI as headsets do not satisfy the performance requirements for forward-looking BCI applications

Because:


- 1. Collected signals are noisy and low resolution
- 2. Less ideal for real time processing of signals

For this reason, this paper focuses on implantable BCI and aims to improve it







- 1. **Sensors**: record & stimulate neurons (read & write)
 - # Channels determine how many neurons can be processed



- 1. **Sensors**: record & stimulate neurons (read & write)
 - # Channels determine how many neurons can be processed
- 2. Analog front-end: amplify and digitize data from sensors
 - Via ADCs
 - Sample resolution determines quality of digitization
 - Sample frequency determines speed of digitization



- 1. Sensors: record & stimulate neurons (read & write)
 - # Channels determine how many neurons can be processed
- 2. Analog front-end: amplify and digitize data from sensors
 - Via ADCs
 - Sample resolution determines quality of digitization
 - Sample frequency determines speed of digitization
- 3. Communication links: change data with the outer world
 - Via RF link



- 1. Sensors: record & stimulate neurons (read & write)
 - # Channels determine how many neurons can be processed
- 2. Analog front-end: amplify and digitize data from sensors
 - Via ADCs
 - Sample resolution determines quality of digitization
 - Sample frequency determines speed of digitization
- 3. Communication links: change data with the outer world
 - Via RF link
- 4. Power sources:
 - Single-use non-rechargeable batteries
 - Rechargeable batteries by using wireless powering

Problems of implantable BCIS

- 1. Safety constraint: Implantable BCIs must not dissipate more than 15-40mW of power (FDA, FCC, and IEEE guidelines)
- 2. Low flexibility: (Caused by safety constraint)
- BCIs targeting large numbers of neurons: To keep the circuit simple, they are realized with custom ASICs (treat only certain diseases or perform specific tasks in specific brain regions)

When we want to realize multiple tasks: Design ASIC for each task, and then:

- 1. Combine them into one chip: called monolithic ASIC and exceed power constraint in many cases
- 2. Put each ASIC into one chip: #tasks = #chips => impractical
- The few programmable BCIs: Solves flexibility problem to a certain extent, but process only a limited number of neurons to meet the low-power requirements => impractical by real application

Problems of implantable BCIS

- 1. Safety constraint: Implantable BCIs must not dissipate more than 15-40mW of power (FDA, FCC, and IEEE guidelines)
- 2. Low flexibility: (Caused by safety constraint)

Flexibility and Performance: One of them as victim to satisfy power constraint

- T. Combine them into one chip. called monolithic ASIC and exceed power constraint in many cases
- 2. Put each ASIC into one chip: #tasks = #chips => impractical
- The few programmable BCIs: Solves flexibility problem to a certain extent, but process only a limited number of neurons to meet the low-power requirements => impractical by real application

Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

Goals

Design a general-purpose architecture for implantable BCIs

- Realize multiple tasks by one common architecture
- Also target large number of neurons with high sampling frequency and resolution
- No need to design ASIC individually for each task

While:

Meeting power constraint of 15-40mW (adequately low-power)

- For safe and chronic implantation in the brain

Hardware Architecture for Low-power BCIs (HALO)

	Medtronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIP	HALO
	[10]	[106]	[23]	[37]	[56]	[74]	[84]	
Tasks Supported								
Spike Detection	×	×	×	×	×	×	×	✓
Compression	×	×	\checkmark	×	×	×	×	\checkmark
Seizure Prediction	×	\checkmark	×	\checkmark	\checkmark	×	\checkmark	\checkmark
Movement Intent	\checkmark	×	×	×	×	×	×	\checkmark
Encryption	×	×	×	×	×	×	×	\checkmark
Technical Capabilities								
Programmable	✓	Limited	×	Limited	√	×	Limited	✓
Read Channels	4	8	256	4	24	3072	32	96
Stimulation Channels	4	8	0	0	24	0	32	16
Sample Frequency (Hz)	250	250	5K	200	7.2K	18.6K	256	30K
Sample Resolution (bits)	10	10	8	10	-	10	16	16
Safety (<15mW)	\checkmark	\checkmark	\checkmark	×	\checkmark	×	\checkmark	\checkmark

	Medtronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIP	HALC
	[10]	[106]	[23]	[37]	[56]	[74]	[84]	
Tasks Supported								
Spike Detection	×	×	×	×	×	×	×	✓
Compression	×	×	\checkmark	×	×	×	×	\checkmark
Seizure Prediction	×	\checkmark	×	\checkmark	\checkmark	×	\checkmark	\checkmark
Movement Intent	\checkmark	×	×	×	×	×	×	\checkmark
Encryption	×	×	×	×	×	×	×	$\langle \checkmark \rangle$
Technical Capabilities								
Programmable	√	Limited	×	Limited	✓	×	Limited	√
Read Channels	4	8	256	4	24	3072	32	96
Stimulation Channels	4	8	0	0	24	0	32	16
Sample Frequency (Hz)	250	250	5K	200	7.2K	18.6K	256	30K
Sample Resolution (bits)	10	10	8	10	-	10	16	16
Safety (<15mW)	\checkmark	\checkmark	\checkmark	×	\checkmark	×	\checkmark	\checkmark

- HALO can realize all listed tasks
 - Configurable and flexible

	Meatronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIP	HALO
	[10]	[106]	[23]	[37]	[56]	[<mark>74</mark>]	[84]	
Tasks Supported								
Spike Detection	×	×	×	×	×	×	×	✓
Compression	×	×	\checkmark	×	×	×	×	\checkmark
Seizure Prediction	×	\checkmark	×	\checkmark	\checkmark	×	\checkmark	\checkmark
Movement Intent	\checkmark	×	×	×	×	×	×	\checkmark
Encryption	×	×	×	×	×	×	×	\checkmark
Technical Capabilities								
Programmable	✓	Limited	×	Limited	✓	×	Limited	✓
Read Channels	4	8	256	4	24	3072	32	96
Stimulation Channels	4	8	0	0	24	0	32	16
Sample Frequency (Hz)	250	250	5K	200	7.2K	18.6K	256	30K
Sample Resolution (bits)	10	10	8	10	-	10	16	16
Safety (<15mW)	√	√	√	×	√	×	\checkmark	\checkmark

- HALO can realize all listed tasks
 - Configurable and flexible
- HALO has high sample frequency & resolution

	Medtronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIP	HALC
	[10]	[106]	[23]	[37]	[56]	[<mark>74</mark>]	[84]	
Tasks Supported								
Spike Detection	×	×	×	×	×	×	×	✓
Compression	×	×	\checkmark	×	×	×	×	\checkmark
Seizure Prediction	×	\checkmark	×	\checkmark	\checkmark	×	\checkmark	\checkmark
Movement Intent	\checkmark	×	×	×	×	×	×	\checkmark
Encryption	×	×	×	×	×	×	×	\checkmark
Technical Capabilities								
Programmable	✓	Limited	×	Limited	✓	×	Limited	✓
Read Channels	4	8	256	4	24	3072	32	96
Stimulation Channels	4	8	0	0	24	0	32	16
Sample Frequency (Hz)	250	250	5K	200	7.2K	18.6K	256	30K
Sample Resolution (bits)	10	10	_8_	10	_	10	16	16
Safety (<15mW)	\checkmark	\checkmark	\checkmark	×	\checkmark	×	\checkmark	\checkmark

- HALO can realize all listed tasks
 - Configurable and flexible
- HALO has high sample frequency & resolution
- HALO meets safety constraint
 - Safe for chronic use
 - While achieve the outstanding performance

	Medtronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIR	HALO
	[10]	[106]	[23]	[37]	[56]	[74]	[84]	
Tasks Supported								
Spike Detection	×	×	×	×	×	×	×	√
Compression	×	×	\checkmark	×	×	×	×	✓
Seizure Prediction	×	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	×	\checkmark	\checkmark	×	\checkmark	\checkmark
Movement Intent	\checkmark	\ × /	×	×	×	×	\	\checkmark
Encryption	×	\ x /	×	×	×	×	\ x /	\checkmark
Technical Capabilities								
Programmable	✓	Limited	×	Limited	✓	×	Limited) 🗸
Read Channels	4	8	256	4	24	3072	32	96
Stimulation Channels	4	8	0	0	24	0	32	16
Sample Frequency (Hz)	250	250	5K	200	7.2K	18.6K	256	30K
Sample Resolution (bits)	10	10	8	10	-	10	16	16
Safety (<15mW)	✓	$\overline{}$	✓	×	✓	×	$\overline{\hspace{1cm}}$	√

- HALO can realize all listed tasks
 - Configurable and flexible
- HALO has high sample frequency & resolution
- HALO meets safety constraint
 - Safe for chronic use
 - While achieve the outstanding performance

	Medtronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIP	HALO
	[10]	[106]	[23]	[37]	[56]	$\left(\begin{array}{c} [74] \end{array}\right)$	[84]	
Tasks Supported								
Spike Detection	×	×	×	×	×	×	×	✓
Compression	×	×	\checkmark	×	×	×	×	\checkmark
Seizure Prediction	×	\checkmark	×	\checkmark	\checkmark	×	\checkmark	\checkmark
Movement Intent	\checkmark	×	×	×	×	×	×	\checkmark
Encryption	×	×	×	×	×	×	×	\checkmark
Technical Capabilities								
Programmable	√	Limited	×	Limited	✓	X	Limited	√
Read Channels	4	8	256	4	24	3072	32	96
Stimulation Channels	4	8	0	0	24	0	32	16
Sample Frequency (Hz)	250	250	5K	200	7.2K	18.6K	256	30K
Sample Resolution (bits)	10	10	8	10	-	10	16	16
Safety (<15mW)	✓	✓	✓	×	✓	×	\checkmark	✓

- HALO can realize all listed tasks
 - Configurable and flexible
- HALO has high sample frequency & resolution
- HALO meets safety constraint
 - Safe for chronic use
 - While achieve the outstanding performance

Medtronic	Neuropace	Aziz	Chen	Kassiri	Neuralink	NURIP	HALO
[10]	[106]	[23]	[37]	[56]	[74]	[84]	
×	×	×	×	×	×	×	✓
×	×	\checkmark	×	×	×	×	\checkmark
×	\checkmark	×	\checkmark	\checkmark	×	\checkmark	\checkmark
\checkmark	×	×	×	×	×	×	\checkmark
×	×	×	×	×	×	×	\checkmark
√	Limited	×	Limited	✓	×	Limited	√
4	8	256	4	24	3072	32	96
4	8	0	0	24	0	32	16
250	250	5K	200	7.2K	18.6K	256	30K
10	10	8	10	-	10	16	16
\checkmark	\checkmark	\checkmark	×	\checkmark	×	\checkmark	\checkmark
	[10]	 X X	[10] [106] [23]	The image is a second of the image is a seco	[10] [106] [23] [37] [56]	The image is a second of the image is a seco	The content of the


- HALO can realize all listed tasks
 - Configurable and flexible
- HALO has high sample frequency & resolution
- HALO meets safety constraint
 - Safe for chronic use
 - While achieve the outstanding performance

HALO is comprehensive and outperforms existing BCIs


Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion


Seizure prediction, Movement intent, Spike detection Encryption, Compression (LZ4, LZMA, DWT) • Determine a list of tasks that we want to support by HALO




- Determine a list of tasks that we want to support by HALO
- For each task: Refactor the underlying algorithm of it into distinct pieces that realize different phases of the algorithm





- Determine a list of tasks that we want to support by HALO
- For each task: Refactor the underlying algorithm of it into distinct pieces that realize different phases of the algorithm




- Determine a list of tasks that we want to support by HALO
- For each task: Refactor the underlying algorithm of it into distinct pieces that realize different phases of the algorithm
- Identify shared pieces among algorithms







General Idea




While executing LZMA:




Routing Switch

General Idea




While executing LZMA:




Routing Switch

General Idea




While executing LZMA:




Routing Switch

General Idea





While executing LZMA:




Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion






For each BCI task: Controller assembles all required PEs for this task into pipelines to execute the task



For each BCI task: Controller assembles all required PEs for this task into pipelines to execute the task

Each single PE operates at:

- a frequency catered to its specific computational needs => reduces power consumption (while ASIC ran all logic at same frequency)
- private memory => cannot share large amounts of data ("Locality Refactoring" by PE decomposition)
- adapter to communicate over the interconnect
- => PEs communicate with each other via lower-power circuit-switched network built on an asynchronous communication fabric



For each BCI task: Controller assembles all required PEs for this task into pipelines to execute the task

Each single PE operates at:

- a frequency catered to its specific computational needs => reduces power consumption (while ASIC ran all logic at same frequency)
- private memory => cannot share large amounts of data ("Locality Refactoring" by PE decomposition)
- adapter to communicate over the interconnect
- => PEs communicate with each other via lower-power circuit-switched network built on an asynchronous communication fabric


RISC-V Micro-controller: Assembles PEs into pipelines for each task and interrupts PEs by power overshoot

PE decomposition

Seizure prediction, Movement intent, Spike detection

Encryption, Compression (LZ4, LZMA, DWT)

PE decomposition



- PE decomposition: Process that refactoring underlying algorithm of tasks into distinct pieces and then implement pieces into distinct hardware blocks (Processing Elements)
- Complexity depends on how clearly separated the algorithmic phases are

LZMA: One algorithm to realize data compression

=> reduces radio transmission and useful for high-bandwidth brain interaction


```
1: function LZMA_COMPRESS_BLOCK(input)
2: output = list(lzma_header);
3: while data = input.get() do
4: best_match = find_best_match(data);
5: Prob_match = count(table_match, best_match)
6: /count_total(table_match);
7: r1 = range_encode(Prob_match);
8: output.push_back(r1);
9: increment_counter(table_match, best_match);
10: end while
11: return output;
12: end function
```

```
Algorithm 1 LZMA pseudocode

1: function LZMA_COMPRESS_BLOCK(input)
2: output = list(lzma_header);
3: while data = input.get() do

4: best_match = find best_match(data);
5: Prob_match = count(table_match, best_match)
6: /count_total(table_match);
7: r1 = range_encode(Prob_match);
8: output.push_back(r1);
9: increment_counter(table_match, best_match);
10: end while
11: return output;
12: end function
```


Initial Version: implement Algorithm line by line into hardware blocks



Algorithm 1 LZMA pseudocode


```
1: function LZMA_COMPRESS_BLOCK(input)
       output = list(lzma\_header);
       while data = input.get() do
          best\ match = find\_best\_match(data);
4:
          Prob_{match} = count(table_{match}, best\_match)
              'count\_total(table_{match});
          r1 = range\_encode(Prob_{match});
          output.push\_back(r1);
8:
          increment\_counter(table_{match}, best\_match);
9:
       end while
10:
       return output;
   end function
```

Line 5&6: use Markov (MA) chains to calculate the probability of the current input value based on observed history (frequency table)




```
Algorithm 1 LZMA pseudocode
 1: function LZMA_COMPRESS_BLOCK(input)
       output = list(lzma\_header);
       while data = input.get() do
          best\_match = find\_best\_match(data);
          Prob_{match} = count(table_{match}, best\_match)
              count \ total(table_{match});
 6:
          r1 = range\_encode(Prob_{match});
          output.push\_back(r1);
          increment\_counter(table_{match}, best\_match);
 9:
       end while
10:
       return output;
   end function
```

Line 7&8: try to pick more efficient encoding of the input signal based on the calculated probability in the last step




```
1: function LZMA_COMPRESS_BLOCK(input)
2: output = list(lzma_header);
3: while data = input.get() do
4: best_match = find_best_match(data);
5: Prob_match = count(table_match, best_match)
6: /count_total(table_match);
7: r1 = range_encode(Prob_match);
8: output.push_back(r1);
9: increment_counter(table_match, best_match);
10: end while
11: return output;
12: end function
```

Line 9: update frequency table




```
1: function LZMA_COMPRESS_BLOCK(input)
2: output = list(lzma_header);
3: while data = input.get() do
4: best_match = find_best_match(data);
5: Prob_match = count(table_match, best_match)
6: /count_total(table_match);
7: r1 = range_encode(Prob_match);
8: output.push_back(r1);
9: increment_counter(table_match, best_match);
10: end while
11: return output;
12: end function
```

- Duplication of hardware component with similar / same functionality
- Line 5,6 & 9 share the same table, but they are separated into two PEs Since each PE has private memory=> unnecessary data movement




```
1: function LZMA_COMPRESS_BLOCK(input)
       output = list(lzma\_header);
       while data = input.get() do
          best\_match = find\_best\_match(data);
          Prob_{match} = count(table_{match}, best\_match)
5:
6:
             /count\_total(table_{match});
          r1 = range\_encode(Prob_{match});
          output.push\_back(r1);
8:
          increment\_counter(table_{match}, best\_match);
9:
       end while
10:
11:
       return output;
   end function
```



- Bring together phases that operate on the same data structures
- Separate the PEs => operate independently with minimal data movement

Algorithm 1 LZMA pseudocode


```
1: function LZMA_COMPRESS_BLOCK(input)
2: output = list(lzma_header);
3: while data = input.get() do
4: best_match = find_best_match(data);
5: Prob_match = count(table_match, best_match)
6: /count_total(table_match);
7: r1 = range_encode(Prob_match);
8: output.push_back(r1);
9: increment_counter(table_match, best_match);
10: end while
11: return output;
12: end function
```



Green part: operations related to frequency table

Algorithm 1 LZMA pseudocode


```
1: function LZMA_COMPRESS_BLOCK(input)
2: output = list(lzma_header);
3: while data = input.get() do
4: best_match = find_best_match(data);
5: Prob_match = count(table_match, best_match)
6: /count_total(table_match);
7: r1 = range_encode(Prob_match);
8: output.push_back(r1);
9: increment_counter(table_match, best_match);
10: end while
11: return output;
12: end function
```





Blue part: operations related to encoder state


Seizure prediction, Movement intent, Spike detection Encryption, Compression (LZ4, LZMA, DWT)

1 Choose LZMA task and its underlying algorithm to process at first









- Optimization in software level
- Does not change output

- Optimization in software level
- Does not change output

```
Algorithm 2 XCOR naive implementation
 1: function XCOR(input, output)
       // channel[][] stores input in appropriate channel location
       channel[channel\_num][sample\_num] = input
       // Calculate correlation
       if channel.filled() then
          for each i, j \in channels do
              data_i = 0
              for each data \in channel[i] do
 8:
                 data_i + = data
              end for
10:
11:
              data_{j} = 0
              for k \in [LAG, SIZE] do
12:
13:
                 data_j + = channel[j][k]
              end for
14:
              avg\_i = data\_i/SIZE
15:
              avg\_j = data\_j/SIZE
16:
              output.push\_back(avg\_i, avg\_j)
          end for
18:
          return output;
       end if
20:
21: end function
```

- Optimization in software level
- Does not change output

```
Algorithm 2 XCOR naive implementation
 1: function XCOR(input, output)
       // channel[][] stores input in appropriate channel location
       channel[channel\_num][sample\_num] = input
       // Calculate correlation
       if channel.filled() then
          for each i, j \in channels do
              data_i = 0
              for each data \in channel[i] do
 8:
                 data_i + = data
              end for
10:
11:
              data_{j} = 0
              for k \in [LAG, SIZE] do
12:
                 data_j + = channel[j][k]
13:
              end for
14:
              avg\_i = data\_i/SIZE
15:
              avg\_j = data\_j/SIZE
16:
              output.push\_back(avg\_i, avg\_j)
          end for
18:
          return output;
       end if
20:
21: end function
```

- Process data in blocks instead of samples
- Wait for all inputs in the block to arrive

- Optimization in software level
- Does not change output

```
Algorithm 2 XCOR naive implementation
 1: function XCOR(input, output)
       // channel[][] stores input in appropriate channel location
       channel[channel\_num][sample\_num] = input
       // Calculate correlation
       if channel.filled() then
          for each i, j \in channels do
              data_i = 0
              for each data \in channel[i] do
                 data_i + = data
              end for
10:
11:
              data_{j} = 0
12:
              for k \in [LAG, SIZE] do
                 data\_j + = channel[j][k]
13:
              end for
14:
              avg\_i = data\_i/SIZE
15:
              avg\_j = data\_j/SIZE
              output.push\_back(avg\_i, avg\_j)
18:
          end for
          return output;
       end if
21: end function
```

- Process data in blocks instead of samples
- Wait for all inputs in the block to arrive
- When all inputs arrive, computation occurs in a burst
- Requires large buffers to sink the bursts,
 or high PE frequency

- Optimization in software level
- Does not change output

Example:

Algorithm 3 XCOR spatial programming refactoring

```
1: function XCOR(input, output)
      // channel[][] stores input in appropriate channel location
      channel[channel\_num][sample\_num] = input
      // data[] stores sums of input received so far
      data[count] + = input
      // data_lag[] stores sums of input till LAG
      if count_2 == LAG then
          data\_lag[count] = data[count]
      end if
9:
      // Finish correlation computation
      if channel.filled() then
          for each i, j \in channels do
             avg\_i = data[i]/SIZE
             avg\_j = (data[j] - data\_lag[j])/SIZE
             output.push\_back(avg\_i, avg\_j)
15:
          end for
       return output
      end if
19: end function
```

Optimization: avoid the bursty computation

Optimization in software level

Algorithm 3 XCOR spatial programming refactoring

 $data_lag[count] = data[count]$

// Finish correlation computation

for each $i, j \in channels$ do

 $avg_i = data[i]/SIZE$

 $avg_j = (data[j] - data_lag[j])/SIZE$

 $output.push_back(avg_i, avg_j)$

if channel.filled() then

1: **function** XCOR(input, output)

Does not change output

$channel[channel_num][sample_num] = input$ // data[] stores sums of input received so far Example: data[count] + = input// data_lag[] stores sums of input till LAG if $count_2 == LAG$ then

9:

10:

15:

end if

end if

19: end function

end for

return output

Optimization: avoid the bursty computation

Complete part of computation while reading inputs

```
// channel[][] stores input in appropriate channel location
```

- Optimization in software level
- Does not change output

Example:

```
Algorithm 3 XCOR spatial programming refactoring
 1: function XCOR(input, output)
      // channel[][] stores input in appropriate channel location
       channel[channel\_num][sample\_num] = input
      // data[] stores sums of input received so far
       data[count] + = input
      // data_lag[] stores sums of input till LAG
       if count_2 == LAG then
          data\_lag[count] = data[count]
       end if
 9:
       // Finish correlation computation
      if channel.filled() then
          for each i, j \in channels do
              avg\_i = data[i]/SIZE
             avg\_j = (data[j] - data\_lag[j])/SIZE
             output.push\_back(avg\_i, avg\_j)
          return output
       end if
   end function
```

Optimization: avoid the bursty computation

- Complete part of computation while reading inputs
- Amount of computation needed in the final step is reduced
- Power savings of 2.2× over the original algorithm


• Adapting the precision => reduce power consumption significantly while causing slight error

- Unnecessary high resolution by some of the signal processing algorithms (32 bit integers)
- Replace floating point arithmetic with fixed point arithmetic (e.g. in BBF PE)
- Results in only < 0.1% increase in relative error and an order of magnitude reduction in power

Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

HALO versus RISC-V and monolithic ASICs



HALO can satisfy the constraint (red line) for all tasks

Power Analysis of HALO

PE	Freq	Logic (mW)		Mem (r	nW)	Total	Area
	(MHz)	Leak	Dyn	Leak	Dyn	(mW)	(KGE)
LZ	129	0.055	1.455	0.095	1.466	3.071	55
LIC	22.5	0.057	0.267	0.006	0.046	0.376	25
MA	92	0.127	2.148	0.067	0.997	3.339	66
RC	90	0.029	0.763	0	0	0.792	12
DWT	3	0.004	0.002	0	0	0.006	2
NEO	3	0.012	0.003	0	0	0.015	5
FFT	15.7	0.057	0.509	0.085	0.356	1.007	22
XCOR	85	0.07	4.182	0.307	0.053	4.612	81
BBF	6	0.066	0.034	0	0	0.1	23
SVM	3	0.018	0.018	0.081	0.033	0.15	8
THR	16	0.002	0.011	0	0	0.013	1
GATE	5	0.003	0.006	0.067	0.054	0.13	17
AES	5	0.053	0.059	0	0	0.112	34
Tasks							
Compr (LZ4)		0.112	1.722	0.101	1.512	3.447	80
Compr (LZMA)		0.211	4.366	0.122	2.463	7.162	133
Compr (DWTMA)		0.16	2.913	0.0123	0.33	3.415	80
Seizure Prediction		0.216	4.760	0.54	0.496	6.012	111
Spike Det (NEO)		0.017	0.02	0.067	0.054	0.158	24
Spike Det (DWT)		0.009	0.019	0.067	0.054	0.149	20
Movement Intent		0.062	0.526	0.152	0.41	1.15	40
Encrypt (Raw)		0.053	0.059	0	0	0.112	34
RISC-V Control _{est}	25	0.341	0.137	0.248	1.080	1.800	70

Compression and seizure prediction: consume the most power

Power Consume of each pipeline under 15 mW

Power Analysis of HALO


	Freq	Logic (mW)		Mem (mW)		Total	Area
PE \	(MHz)	Leak	Dyn	Leak	Dyn	(mW)	(KGE)
LZ	129	0.055	1.455	0.095	1.466	3.071	55
LIC	22.5	0.057	0.267	0.006	0.046	0.376	25
MA	92	0.127	2.148	0.067	0.997	3.339	66
RC	90	0.029	0.763	0	0	0.792	12
DWT	3	0.004	0.002	0	0	0.006	2
NEO	3	0.012	0.003	0	0	0.015	5
FFT	15.7	0.057	0.509	0.085	0.356	1.007	22
XCOR	85	0.07	4.182	0.307	0.053	4.612	81
BBF	6	0.066	0.034	0	0	0.1	23
SVM	3	0.018	0.018	0.081	0.033	0.15	8
THR	16	0.002	0.011	0	0	0.013	1
GATE	\ 5	0.003	0.006	0.067	0.054	0.13	17
AES	5	0.053	0.059	0	Q	0.112	34
Tasks							
Compr (LZ4)		0.112	1.722	0.101	1.512	3.447	80
Compr (LZMA)		0.211	4.366	0.122	2.463	7.162	133
Compr (DWTMA)		0.16	2.913	0.0123	0.33	3.415	80
Seizure Prediction		0.216	4.760	0.54	0.496	6.012	111
Spike Det (NEO)		0.017	0.02	0.067	0.054	0.158	24
Spike Det (DWT)		0.009	0.019	0.067	0.054	0.149	20
Movement Intent		0.062	0.526	0.152	0.41	1.15	40
Encrypt (Raw)		0.053	0.059	0	0	0.112	34
RISC-V Control _{est}	25	0.341	0.137	0.248	1.080	1.800	70

Compression and seizure prediction: consume the most power

Power Consume of each pipeline under 15 mW

In general: higher operating frequency => higher dynamic power

Optimization of PE: Impact



For XCOR (left diagram):

- Before optimization: over 15 mW
- After: Spatial reprogramming saves 50% power

For LZMA (right diagram):

- Spatial reprogramming saves 1.5× power
- locality refactoring: reduces power further to 11.2mW

Conclusion

HARDWARE-SOFTWARE CO-DESIGN concept:

- Provides idea of refactoring the underlying algorithm of each task and implement each piece into a PE
- Provides idea of optimizing each PE in software level (spatial programming by XCOR PE)

HALO meets the safety constraint by realizing each task (under 15mW)

- Run each PE at minimum clock frequency catered to its need while ASICs run all logic at same frequency=> saves power
- Optimize each PE separately

HALO realizes many tasks (general-purpose architecture), not a specific one like in ASIC

• For each task, controller configures required PEs into pipeline to execute it

HALO is extensible

• While realizing new BCI tasks: refactor algorithm, design PE for each piece, add new PEs into existing HALO architecture

Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

Strengths

Design:

- Great improvement with respect to flexibility => wider BCI adoption
- Low power consumption => safe for chronic use
- Extensible (benefit from its modularity) => can support new tasks by adding PEs into current HALO directly

Paper:

- Can understand the paper without prior background knowledge about BCI
- Highlight the advantage of HALO against BCIs as ASIC through comparison
- Basic structure and concept of HALO well explained

Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

Weaknesses

Paper:

Problems /constraint that HALO meets: not mentioned in the paper => discussion point

- Lack of performance evaluation with respect to processing speed (time to execute a task)
 - Tables focus on evaluation of power consumption and achieved flexibility

Outline

- Background
- Problems
- Goals
- Key Mechanism
- Implementation
- Evaluation
- Strengths
- Weaknesses
- Discussion

Discussion

About HALO:

In the paper, author only claims: "HALO meets a different set of constraints", but doesn't explain it explicitly

Constraints that HALO meets / Problems of HALO/ Places that still need to be improved?

Discussion

About HALO:

In the paper, author only claims: "HALO meets a different set of constraints", but doesn't explain it explicitly

Constraints that HALO meets / Problems of HALO/ Places that still need to be improved?

- Power constraint is still a great limitation by designing since HALO belongs to implantable BCI (Key problem of implantable BCI)
 Related work: http://www.cs.yale.edu/homes/abhishek/abhishek-micro17.pdf
- Need finer grained design than monolithic ASICs
- Does not solve the bottleneck problem of application of BCI in "From computer to brain" direction

Discussion

About HALO:

In the paper, author only claims: "HALO meets a different set of constraints", but doesn't explain it explicitly

Constraints that HALO meets / Problems of HALO/ Places that still need to be improved?

- Power constraint is still a great limitation by designing since HALO belongs to implantable BCI (Key problem of implantable BCI)
 Related work: http://www.cs.yale.edu/homes/abhishek/abhishek-micro17.pdf
- Need finer grained design than monolithic ASICs
- Does not solve the bottleneck problem of application of BCI in "From computer to brain" direction

About BCI in general:

Future prospects of brain-computer interface?

- Fields in which BCI can be applicated?
- As headsets vs. implantable (as chips embedded on brain): tradeoff?
- Problems/Difficulties that BCI will meet?

Thank you for Listening and Participating