Congratulations to Rahul Bera, Adithya Ranganathan and co-authors on receiving the Best Paper Award at ISCA 2024 for their joint work “Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution”.
Authors:
Rahul Bera*, Adithya Ranganathan*, Joydeep Rakshit, sujit kumar, Anant Nori, Jayesh Gaur, Ataberk Olgun, Konstantinos Kanellopoulos, Mohammad Sadrosadati, Sreenivas Subramoney, Onur Mutlu
*co-primary authors
Constable is a purely-microarchitectural technique that safely eliminates the execution of load instructions while breaking the load data dependence. Our evaluation using a wide range of workloads and system configurations shows that Constable provides significant performance benefit and reduced dynamic power consumption by eliminating load execution. As hardware resource scaling becomes challenging in future processors, we believe and hope that Constable’s key observations and insights would inspire future works to explore a multitude of other optimizations that mitigates ILP loss due to resource dependence and load instruction execution.
Constable is a joint work with collaborators at the Intel Processor Architecture Research Lab, Intel Labs. Onur Mutlu and the SAFARI Research Group have been collaborating with Intel for more than 24 years. This collaboration has resulted in many innovative ideas, impactful publications, and technology transfer to real industrial products used by hundreds of millions of people, along with at least two major best paper awards at MICRO 2022 and (this award) ISCA 2024, two major Test of Time Awards for our works on Runahead Execution and RowHammer (the Jean-Claude Laprie Award in Dependable Computing 2024), and ISCA-50 Retrospective Selection for our ISCA 2013, ISCA 2014 papers (5 of our papers were chosen).
Accompanying tool: Load Inspector is a binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program, available on GitHub: https://github.com/CMU-SAFARI/Load-Inspector
Rahul Bera, upon receiving the award: “It gives me an enormous pleasure to share that our work “Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution” got recognized with the Best Paper Award in International Symposium on Computer Architecture (ISCA).
A big thank you to all my co-authors, especially Anant Nori, Joydeep Rakshit, Konstantinos Kanellopoulos, and Ataberk Olgun for making the work what it is now. And obviously the recognition couldn’t been possible without the enormous support of the entire SAFARI Research Group, and especially Abdullah Giray Yağlıkçı, Geraldo de Oliveira, Nika Mansouri Ghiasi, Mohammad Sadrosadati, and Oğuzhan Canpolat to bear with me in making the presentation progressively better and clearer in every iteration.” (original post on LinkedIn).
Thank you to the International Symposium on Computer Architecture (ISCA) and the award committee members for honoring our work.
Rahul Bera, Adithya Ranganathan, Joydeep Rakshit, Sujit Mahto, Anant V. Nori, Jayesh Gaur, Ataberk Olgun, Konstantinos Kanellopoulos, Mohammad Sadrosadati, Sreenivas Subramoney, and Onur Mutlu,
“Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution”
Proceedings of the 51st Annual International Symposium on Computer Architecture (ISCA), Buenos Aires, Argentina, July 2024.
[Slides (pptx) (pdf)]
[arXiv version]
[Load Inspector Source Code]
Best paper award at ISCA 2024.
Pingback: Improving Performance and Power Efficiency By Safely Eliminating Load Instruction Execution (ETH Zürich, Intel)
Pingback: Cải thiện hiệu suất và hiệu suất năng lượng bằng cách loại bỏ an toàn việc thực thi lệnh tải (ETH Zürich, Intel) – Javigos
Pingback: Bettering Efficiency and Energy Effectivity By Safely Eliminating Load Instruction Execution (ETH Zürich, Intel) - AiTechUnivers