homeworks
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
homeworks [2018/04/12 08:10] – juan | homeworks [2019/02/12 16:34] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 12: | Line 12: | ||
* {{Optional_hw2.pdf | HW2 handout}} | * {{Optional_hw2.pdf | HW2 handout}} | ||
+ | * {{Optional_hw2-solution.pdf | HW2 solution}} | ||
+ | |||
+ | ===== Homework 3: Basic Microarchitectural Design (25.04 Wed.) ===== | ||
+ | |||
+ | * {{Optional_hw3.pdf | HW3 handout}} ({{microcode.csv.zip | Q8: microcode.csv}}) | ||
+ | * {{optional_hw3_sol.pdf | HW3 solution}} | ||
+ | |||
+ | ===== Homework 4: Out-of-Order Execution, Dataflow, Branch Prediction, VLIW, and Fine-Grained Multithreading (15.05 Tue.) ===== | ||
+ | |||
+ | * {{Optional_hw4.pdf | HW4 handout}} | ||
+ | * {{optional_hw4_sol.pdf | HW4 solution}} | ||
+ | |||
+ | ===== Homework 5: Vector Processors and GPUs (24.05 Thu.) ===== | ||
+ | |||
+ | * {{Optional_hw5.pdf | HW5 handout}} | ||
+ | * {{optional_hw5_sol.pdf | HW5 solution}} | ||
+ | |||
+ | ===== Homework 6: Systolic Arrays, Caches, and Virtual Memory (08.06 Fri.) ===== | ||
+ | |||
+ | * {{Optional_hw6.pdf | HW6 handout}} | ||
+ | * {{optional_hw6_sol.pdf | HW6 solution}} |
homeworks.1523520651.txt.gz · Last modified: 2019/02/12 16:34 (external edit)