# Design of Digital Circuits Lecture 13: Microprogramming

Prof. Onur Mutlu

ETH Zurich

Spring 2018

13 April 2018

#### Readings

#### This week

- Multi-cycle microarchitecture
  - P&P, Appendices A and C
  - H&H, Chapter 7.4
- Microprogramming
  - P&P, Appendices A and C

#### Next week

- Pipelining
  - H&H, Chapter 7.5
- Pipelining Issues
  - H&H, Chapter 7.8.1-7.8.3

#### Agenda for Today & Next Few Lectures

- Instruction Set Architectures (ISA): LC-3 and MIPS
- Assembly programming: LC-3 and MIPS
- Microarchitecture (principles & single-cycle uarch)
- Multi-cycle microarchitecture
- Microprogramming
- Pipelining
- Issues in Pipelining: Control & Data Dependence Handling,
   State Maintenance and Recovery, ...
- Out-of-Order Execution

#### Recall: Performance Analysis Basics

- Execution time of an instruction
  - □ {CPI} x {clock cycle time}
    - CPI: Number of cycles it takes to execute an instruction
- Execution time of a program
  - Sum over all instructions [{CPI} x {clock cycle time}]

#### Recall: (Micro)architecture Design Principles

#### Critical path design

- Find and decrease the maximum combinational logic delay
- Break a path into multiple cycles if it takes too long
- Bread and butter (common case) design
  - Spend time and resources on where it matters most
    - i.e., improve what the machine is really designed to do
  - Common case vs. uncommon case

#### Balanced design

- Balance instruction/data flow through hardware components
- Design to eliminate bottlenecks: balance the hardware for the work

#### Recall: Multi-Cycle Microarchitecture

AS = Architectural (programmer visible) state at the beginning of an instruction



Step 1: Process part of instruction in one clock cycle



Step 2: Process part of instruction in the next clock cycle






AS' = Architectural (programmer visible) state at the end of a clock cycle

#### Recall: A Basic Multi-Cycle Microarchitecture


- Instruction processing cycle divided into "states"
  - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
  - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a finite state machine
- In a state (clock cycle), control signals control two things:
  - How the datapath should process the data
  - How to generate the control signals for the (next) clock cycle

# Recall: Multi-Cycle MIPS FSM



#### Single-Cycle Performance

T<sub>C</sub> is limited by the critical path (1w)




#### Single-Cycle Performance

Single-cycle critical path:

$$T_c = t_{pcq\_PC} + t_{mem} + max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- In most implementations, limiting paths are:
  - memory, ALU, register file.
  - $T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$



10

Element	Parameter	Delay (ps)
Register clock-to-Q	t <sub>pcq_PC</sub>	30
Register setup	t <sub>setup</sub>	20
Multiplexer	t <sub>mux</sub>	25
ALU	t <sub>ALU</sub>	200
Memory read	t <sub>mem</sub>	250
Register file read	t <sub>RFread</sub>	150
Register file setup	t <sub>RFsetup</sub>	20

$$T_c =$$

Element	Parameter	Delay (ps)
Register clock-to-Q	t <sub>pcq_PC</sub>	30
Register setup	t <sub>setup</sub>	20
Multiplexer	t <sub>mux</sub>	25
ALU	t <sub>ALU</sub>	200
Memory read	t <sub>mem</sub>	250
Register file read	t <sub>RFread</sub>	150
Register file setup	t <sub>RFsetup</sub>	20

$$T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$
  
= [30 + 2(250) + 150 + 25 + 200 + 20] ps  
= 925 ps

#### Example:

For a program with 100 billion instructions executing on a single-cycle MIPS processor:

#### Example:

For a program with 100 billion instructions executing on a single-cycle MIPS processor:

```
Execution Time = # instructions x CPI x T_c
= (100 \times 10^9)(1)(925 \times 10^{-12} \text{ s})
= 92.5 seconds
```

#### Multi-Cycle Performance: CPI

Instructions take different number of cycles:

```
□ 3 cycles: beq, j
```

CPI is weighted average, e.g. SPECINT2000 benchmark:


```
25% loads
```

• Average 
$$CPI = (0.11 + 0.02) 3 + (0.52 + 0.10) 4 + (0.25) 5$$
  
= 4.12

#### Multi-cycle Performance: Cycle Time

Multi-cycle critical path:


$$T_c =$$



#### Multi-cycle Performance: Cycle Time

Multi-cycle critical path:

$$T_c = t_{pcq} + t_{mux} + max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$



# Multi-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t <sub>pcq_PC</sub>	30
Register setup	t <sub>setup</sub>	20
Multiplexer	t <sub>mux</sub>	25
ALU	t <sub>ALU</sub>	200
Memory read	t <sub>mem</sub>	250
Register file read	t <sub>RFread</sub>	150
Register file setup	t <sub>RFsetup</sub>	20

 $T_c =$ 

#### Multi-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t <sub>pcq_PC</sub>	30
Register setup	t <sub>setup</sub>	20
Multiplexer	t <sub>mux</sub>	25
ALU	t <sub>ALU</sub>	200
Memory read	t <sub>mem</sub>	250
Register file read	t <sub>RFread</sub>	150
Register file setup	t <sub>RFsetup</sub>	20

$$T_c$$
 =  $t_{pcq\_PC} + t_{mux} + max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$   
=  $[30 + 25 + 250 + 20] ps$   
=  $325 ps$ 

#### Multi-Cycle Performance Example


 For a program with 100 billion instructions executing on a multi-cycle MIPS processor

```
□ CPI = 4.12
□ T_c = 325 \text{ ps}
```


```
■ Execution Time = (# instructions) × CPI × T_c
= (100 \times 10^9)(4.12)(325 \times 10^{-12})
= 133.9 seconds
```

- This is slower than the single-cycle processor (92.5 seconds). Why?
- Did we break the stages in a balanced manner?
- Overhead of register setup/hold paid many times
- How would the results change with different assumptions on memory latency and instruction mix?


# Review: Single-Cycle MIPS Processor



#### Review: Multi-Cycle MIPS Processor



# Review: Multi-Cycle MIPS FSM



What is the shortcoming of this design?

What does this design assume about memory?

#### What If Memory Takes > One Cycle?

- Stay in the same "memory access" state until memory returns the data
- "Memory Ready?" bit is an input to the control logic that determines the next state

# Another Example: Microprogrammed Multi-Cycle Microarchitecture

#### How Do We Implement This?

 Maurice Wilkes, "The Best Way to Design an Automatic Calculating Machine," Manchester Univ. Computer Inaugural Conf., 1951.

# THE BEST WAY TO DESIGN AN AUTOMATIC CALCULATING MACHINE

By M. V. Wilkes, M.A., Ph.D., F.R.A.S.




- An elegant implementation:
  - The concept of microcoded/microprogrammed machines

#### Recall: A Basic Multi-Cycle Microarchitecture

- Instruction processing cycle divided into "states"
  - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
  - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a finite state machine
- In a state (clock cycle), control signals control two things:
  - How the datapath should process the data
  - How to generate the control signals for the (next) clock cycle

# Microprogrammed Control Terminology


- Control signals associated with the current state
  - Microinstruction
- Act of transitioning from one state to another
  - Determining the next state and the microinstruction for the next state
  - Microsequencing
- Control store stores control signals for every possible state
  - Store for microinstructions for the entire FSM
- Microsequencer determines which set of control signals will be used in the next clock cycle (i.e., next state)




#### What Happens In A Clock Cycle?

- The control signals (microinstruction) for the current state control two things:
  - Processing in the data path
  - Generation of control signals (microinstruction) for the next cycle
  - See Supplemental Figure 1 (next-next slide)
- Datapath and microsequencer operate concurrently
- Question: why not generate control signals for the current cycle in the current cycle?
  - This could lengthen the clock cycle
  - Why could it lengthen the clock cycle?
  - See Supplemental Figure 2


#### Example uProgrammed Control & Datapath




#### A Clock Cycle



#### A Bad Clock Cycle!




#### A Simple LC-3b Control and Datapath



#### What Determines Next-State Control Signals?

- What is happening in the current clock cycle
  - See the 9 control signals coming from "Control" block
    - What are these for?
- The instruction that is being executed
  - IR[15:11] coming from the Data Path
- Whether the condition of a branch is met, if the instruction being processed is a branch
  - BEN bit coming from the datapath
- Whether the memory operation is completing in the current cycle, if one is in progress
  - R bit coming from memory

#### A Simple LC-3b Control and Datapath




#### The State Machine for Multi-Cycle Processing


- The behavior of the LC-3b uarch is completely determined by
  - the 35 control signals and
  - additional 7 bits that go into the control logic from the datapath
- 35 control signals completely describe the state of the control structure
- We can completely describe the behavior of the LC-3b as a state machine, i.e. a directed graph of
  - Nodes (one corresponding to each state)
  - Arcs (showing flow from each state to the next state(s))

#### An LC-3b State Machine

- Patt and Patel, Revised Appendix C, Figure C.2
- Each state must be uniquely specified
  - Done by means of state variables
- 31 distinct states in this LC-3b state machine
  - Encoded with 6 state variables
- Examples
  - State 18,19 correspond to the beginning of the instruction processing cycle
  - □ Fetch phase: state 18, 19  $\rightarrow$  state 33  $\rightarrow$  state 35
  - Decode phase: state 32



### The FSM Implements the LC-3b ISA




- P&P Appendix A (revised):
  - https://safari.ethz.ch/digi taltechnik/spring2018/lib/ exe/fetch.php?media=pp -appendixa.pdf


#### LC-3b State Machine: Some Questions

- How many cycles does the fastest instruction take?
- How many cycles does the slowest instruction take?
- Why does the BR take as long as it takes in the FSM?
- What determines the clock cycle time?


### LC-3b Datapath

- Patt and Patel, Revised Appendix C, Figure C.3
- Single-bus datapath design
  - At any point only one value can be "gated" on the bus (i.e., can be driving the bus)
  - Advantage: Low hardware cost: one bus
  - Disadvantage: Reduced concurrency if instruction needs the bus twice for two different things, these need to happen in different states
- Control signals (26 of them) determine what happens in the datapath in one clock cycle
  - Patt and Patel, Revised Appendix C, Table C.1





#### Remember the MIPS datapath



Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
LD10/1.	NO, LOZID	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2	;select pc+2
	BUS	select value from bus
	ADDER	select output of address adder
		•
DRMUX/1:	11.9	;destination IR[11:9]
	R7	destination R7
SR1MUX/1:	11.9	;source IR[11:9]
	8.6	;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO	;select the value zero
	offset6	select SEXT[IR[5:0]]
	PCoffset9	select SEXT[IR[8:0]]
	PCoffset11	;select SEXT[IR[10:0]]
MARMUX/1:	7.0	;select LSHF(ZEXT[IR[7:0]],1)
	ADDER	select output of address adder
		,
ALUK/2:	ADD, AND, XOR, PASSA	
	, ,	-
MIO.EN/1:	NO, YES	
R.W/1:	RD, WR	
DATA.SIZE/1:	BYTE, WORD	
LSHF1/1:	NO, YES	
Loin 1/1.	110, 110	


Table C.1: Data path control signals


#### LC-3b Datapath: Some Questions


- How does instruction fetch happen in this datapath according to the state machine?
- What is the difference between gating and loading?
  - Gating: Enable/disable an input to be connected to the bus
    - Combinational: during a clock cycle
  - Loading: Enable/disable an input to be written to a register
    - Sequential: e.g., at a clock edge (assume at the end of cycle)
- Is this the smallest hardware you can design?

#### LC-3b Microprogrammed Control Structure

- Patt and Patel, Appendix C, Figure C.4
- Three components:
  - Microinstruction, control store, microsequencer
- Microinstruction: control signals that control the datapath (26 of them) and help determine the next state (9 of them)
- Each microinstruction is stored in a unique location in the control store (a special memory structure)
- Unique location: address of the state corresponding to the microinstruction
  - Remember each state corresponds to one microinstruction
- Microsequencer determines the address of the next microinstruction (i.e., next state)








#### LC-3b Microsequencer

- Patt and Patel, Appendix C, Figure C.5
- The purpose of the microsequencer is to determine the address of the next microinstruction (i.e., next state)
  - Next state could be conditional or unconditional

Next state address depends on 9 control signals (plus 7

data signals)

Signal Name	Signal Values	
J/6: COND/2:	COND <sub>0</sub> COND <sub>1</sub> COND <sub>2</sub> COND <sub>3</sub>	;Unconditional ;Memory Ready ;Branch ;Addressing Mode
IRD/1:	NO, YES	



#### The Microsequencer: Some Questions


- When is the IRD signal asserted?
- What happens if an illegal instruction is decoded?
- What are condition (COND) bits for?
- How is variable latency memory handled?
- How do you do the state encoding?
  - Minimize number of state variables (~ control store size)
  - Start with the 16-way branch
  - Then determine constraint tables and states dependent on COND


# An Exercise in Microprogramming


#### Handouts

- 7 pages of Microprogrammed LC-3b design
- https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetc h.php?media=lc3b-figures.pdf


## A Simple LC-3b Control and Datapath









A Simple Datapath Can Become Very Powerful










Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2 BUS ADDER	;select pc+2 ;select value from bus ;select output of address adder
DRMUX/1:	11.9 R7	;destination IR[11:9] ;destination R7
SR1MUX/1:	11.9 8.6	;source IR[11:9] ;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]
MARMUX/1:	7.0 ADDER	;select LSHF(ZEXT[IR[7:0]],1) ;select output of address adder
ALUK/2:	ADD, AND, XOR, PASSA	
MIO.EN/1: R.W/1: DATA.SIZE/1: LSHF1/1:	NO, YES RD, WR BYTE, WORD NO, YES	

Table C.1: Data path control signals







# End of the Exercise in Microprogramming

## Variable-Latency Memory

- The ready signal (R) enables memory read/write to execute correctly
  - Example: transition from state 33 to state 35 is controlled by the R bit asserted by memory when memory data is available
- Could we have done this in a single-cycle microarchitecture?
- What did we assume about memory and registers in a single-cycle microarchitecture?

## The Microsequencer: Advanced Questions

- What happens if the machine is interrupted?
- What if an instruction generates an exception?
- How can you implement a complex instruction using this control structure?
  - Think REP MOVS instruction in x86
    - string copy of N elements starting from address A to address B

#### The Power of Abstraction

- The concept of a control store of microinstructions enables the hardware designer with a new abstraction: microprogramming
- The designer can translate any desired operation to a sequence of microinstructions
- All the designer needs to provide is
  - The sequence of microinstructions needed to implement the desired operation
  - The ability for the control logic to correctly sequence through the microinstructions
  - Any additional datapath elements and control signals needed (no need if the operation can be "translated" into existing control signals)

# Let's Do Some More Microprogramming

- Implement REP MOVS in the LC-3b microarchitecture
- What changes, if any, do you make to the
  - state machine?
  - datapath?
  - control store?
  - microsequencer?
- Show all changes and microinstructions
- Optional HW Assignment

#### x86 REP MOVS (String Copy) Instruction

```
REP MOVS (DEST SRC)
                                                                                                              DEST \leftarrow SRC:
                                                                                                              IF (Byte move)
                                                                                                                 THEN IF DF = 0
                                                                                                                     THEN
                                                                                                                         (R|E)SI \leftarrow (R|E)SI + 1;
IF AddressSize = 16
                                                                                                                         (R|E)DI \leftarrow (R|E)DI + 1;
     THEN
                                                                                                                     ELSE
                                                                                                                          (R|E)SI \leftarrow (R|E)SI - 1;
            Use CX for CountReg;
                                                                                                                         (R|E)DI \leftarrow (R|E)DI - 1;
     ELSE IF AddressSize = 64 and REX.W used
                                                                                                                 ELSE IF (Word move)
            THEN Use RCX for CountReg; FI;
                                                                                                                     THEN IF DF = 0
                                                                                                                         (R|E)SI \leftarrow (R|E)SI + 2;
     ELSE
                                                                                                                         (R|E)DI \leftarrow (R|E)DI + 2;
            Use ECX for CountReg;
                                                                                                                     ELSE
FI:
                                                                                                                          (R|E)SI \leftarrow (R|E)SI - 2;
                                                                                                                          (R|E)DI \leftarrow (R|E)DI - 2;
WHILE CountReg \neq 0
     D0
                                                                                                                 ELSE IF (Doubleword move)
                                                                                                                     THEN IF DF = 0
            Service pending interrupts (if any);
                                                                                                                         (R|E)SI \leftarrow (R|E)SI + 4;
                                                                                                                         (R|E)DI \leftarrow (R|E)DI + 4;
            Execute associated string instruction;
                                                                                                                         FI:
            CountReg \leftarrow (CountReg - 1);
                                                                                                                     ELSE
                                                                                                                         (R|E)SI \leftarrow (R|E)SI - 4;
            IF CountReq = 0
                                                                                                                         (R|E)DI \leftarrow (R|E)DI - 4;
                   THEN exit WHILE loop; FI;
                                                                                                                 ELSE IF (Quadword move)
            IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
                                                                                                                     THEN IF DF = 0
                                                                                                                         (R|E)SI \leftarrow (R|E)SI + 8;
            or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
                                                                                                                         (R|E)DI \leftarrow (R|E)DI + 8;
                                                                                                                         FI:
                   THEN exit WHILE loop; FI;
                                                                                                                     ELSE
     OD;
                                                                                                                         (R|E)SI \leftarrow (R|E)SI - 8;
                                                                                                                         (R|E)DI \leftarrow (R|E)DI - 8;
                                                                                                                     FI:
                                                                                                             FI;
```

How many instructions does this take in MIPS ISA?

## Aside: Alignment Correction in Memory

- Unaligned accesses
- LC-3b has byte load and byte store instructions that move data not aligned at the word-address boundary
  - Convenience to the programmer/compiler
- How does the hardware ensure this works correctly?
  - Take a look at state 29 for LDB
  - States 24 and 17 for STB
  - Additional logic to handle unaligned accesses
- P&P, Revised Appendix C.5

# Aside: Memory Mapped I/O

- Address control logic determines whether the specified address of LDW and STW are to memory or I/O devices
- Correspondingly enables memory or I/O devices and sets up muxes
- An instance where the final control signals of some datapath elements (e.g., MEM.EN or INMUX/2) cannot be stored in the control store
  - These signals are dependent on memory address
- P&P, Revised Appendix C.6

## Advantages of Microprogrammed Control

- Allows a very simple design to do powerful computation by controlling the datapath (using a sequencer)
  - High-level ISA translated into microcode (sequence of u-instructions)
  - Microcode (u-code) enables a minimal datapath to emulate an ISA
  - Microinstructions can be thought of as a user-invisible ISA (u-ISA)
- Enables easy extensibility of the ISA
  - Can support a new instruction by changing the microcode
  - Can support complex instructions as a sequence of simple microinstructions (e.g., REP MOVS, INC [MEM])
- Enables update of machine behavior
  - A buggy implementation of an instruction can be fixed by changing the microcode in the field
    - Easier if datapath provides ability to do the same thing in different ways

#### Update of Machine Behavior

- The ability to update/patch microcode in the field (after a processor is shipped) enables
  - Ability to add new instructions without changing the processor!
  - Ability to "fix" buggy hardware implementations

#### Examples

- IBM 370 Model 145: microcode stored in main memory, can be updated after a reboot
- □ IBM System z: Similar to 370/145.
  - Heller and Farrell, "Millicode in an IBM zSeries processor," IBM JR&D, May/Jul 2004.
- B1700 microcode can be updated while the processor is running
  - User-microprogrammable machine!
  - Wilner, "Microprogramming environment on the Burroughs B1700", CompCon 1972.

## Multi-Cycle vs. Single-Cycle uArch

- Advantages
- Disadvantages
- For you to fill in

#### Can We Do Better?

# Design of Digital Circuits Lecture 13: Microprogramming

Prof. Onur Mutlu

ETH Zurich

Spring 2018

13 April 2018