1 Vector Processing

Consider the following piece of code:

\[
\text{for } (i = 0; i < 100; i++) \\
\quad A[i] = ((B[i] \times C[i]) + D[i])/2;
\]

(a) Translate this code into assembly language using the following instructions in the ISA (note the number of cycles each instruction takes is shown next to each instruction):

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operands</th>
<th>Number of Cycles</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEA</td>
<td>Ri, X</td>
<td>1</td>
<td>Ri ← address of X</td>
</tr>
<tr>
<td>LD</td>
<td>Ri, Rj, Rk</td>
<td>11</td>
<td>Ri ← MEM[Rj + Rk]</td>
</tr>
<tr>
<td>ST</td>
<td>Ri, Rj, Rk</td>
<td>11</td>
<td>MEM[Rj + Rk] ← Ri</td>
</tr>
<tr>
<td>MOVI</td>
<td>Ri, Imm</td>
<td>1</td>
<td>Ri ← Imm</td>
</tr>
<tr>
<td>MUL</td>
<td>Ri, Rj, Rk</td>
<td>6</td>
<td>Ri ← Rj x Rk</td>
</tr>
<tr>
<td>ADD</td>
<td>Ri, Rj, Rk</td>
<td>4</td>
<td>Ri ← Rj + Rk</td>
</tr>
<tr>
<td>ADD</td>
<td>Ri, Rj, Imm</td>
<td>4</td>
<td>Ri ← Rj + Imm</td>
</tr>
<tr>
<td>RSHFA</td>
<td>Ri, Rj, amount</td>
<td>1</td>
<td>Ri ← RSHFA (Rj, amount)</td>
</tr>
<tr>
<td>BRcc</td>
<td>X</td>
<td>1</td>
<td>Branch to X based on condition codes</td>
</tr>
</tbody>
</table>

Assume one memory location is required to store each element of the array. Also assume that there are 8 registers (R0 to R7).

Condition codes are set after the execution of an arithmetic instruction. You can assume typically available condition codes such as zero, positive, and negative.

<table>
<thead>
<tr>
<th>Instruction</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVI</td>
<td>R1, 99 // 1 cycle</td>
<td></td>
</tr>
<tr>
<td>LEA</td>
<td>R0, A // 1 cycle</td>
<td></td>
</tr>
<tr>
<td>LEA</td>
<td>R2, B // 1 cycle</td>
<td></td>
</tr>
<tr>
<td>LEA</td>
<td>R3, C // 1 cycle</td>
<td></td>
</tr>
<tr>
<td>LEA</td>
<td>R4, D // 1 cycle</td>
<td></td>
</tr>
<tr>
<td>LOOP:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td>R5, R2, R1 // 11 cycles</td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td>R6, R3, R1 // 11 cycles</td>
<td></td>
</tr>
<tr>
<td>MUL</td>
<td>R7, R5, R6 // 6 cycles</td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td>R5, R4, R1 // 11 cycles</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>R6, R7, R5 // 4 cycles</td>
<td></td>
</tr>
<tr>
<td>RSHFA</td>
<td>R7, R6, 1 // 1 cycle</td>
<td></td>
</tr>
<tr>
<td>ST</td>
<td>R7, R0, R1 // 11 cycles</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>R1, R1, −1 // 4 cycles</td>
<td></td>
</tr>
<tr>
<td>BRGEZ</td>
<td>R1 LOOP // 1 cycle</td>
<td></td>
</tr>
</tbody>
</table>
How many cycles does it take to execute the program?

\[ 5 + 100 \times 60 = 6005 \]

(b) Now write Cray-like vector assembly code to perform this operation in the shortest time possible. Assume that there are 8 vector registers and the length of each vector register is 64. Use the following instructions in the vector ISA:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operands</th>
<th>Number of Cycles</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>Vst, #n</td>
<td>1</td>
<td>Vst ← n (Vst = Vector Stride Register)</td>
</tr>
<tr>
<td>LD</td>
<td>Vln, #n</td>
<td>1</td>
<td>Vln ← n (Vln = Vector Length Register)</td>
</tr>
<tr>
<td>VLD</td>
<td>Vi, X</td>
<td>11, pipelined</td>
<td></td>
</tr>
<tr>
<td>VST</td>
<td>Vi, X</td>
<td>11, pipelined</td>
<td></td>
</tr>
<tr>
<td>Vmul</td>
<td>Vi, Vj, Vk</td>
<td>6, pipelined</td>
<td></td>
</tr>
<tr>
<td>Vadd</td>
<td>Vi, Vj, Vk</td>
<td>4, pipelined</td>
<td></td>
</tr>
<tr>
<td>Vrshfa</td>
<td>Vi, Vj, amount</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

```
LD Vln, 50
LD Vst, 1
VLD V1, B
VLD V2, C
Vmul V4, V1, V2
VLD V3, D
VADD V6, V4, V3
Vrshfa V7, V6, 1
VST V7, A
VLD V1, B + 50
VLD V2, C + 50
Vmul V4, V1, V2
VLD V3, D + 50
VADD V6, V4, V3
Vrshfa V7, V6, 1
VST V7, A + 50
```
How many cycles does it take to execute the program on the following processors? Assume that memory is 16-way interleaved.

(i) Vector processor without chaining, 1 port to memory (1 load or store per cycle).

The third load (VLD) can be pipelined with the add (VADD). However as there is just only one port to memory and no chaining, other operations cannot be pipelined.

Processing the first 50 elements takes 346 cycles as below

| 1 | 1 | 11 | 49 | 11 | 49 | 6 | 49 |
| 11 | 49 | 4 | 49 | 1 | 49 | 11 | 49 |

Processing the next 50 elements takes 344 cycles as shown below (no need to initialize Vln and Vst as they stay at the same value).

| 11 | 49 | 11 | 49 | 6 | 49 |
| 11 | 49 | 4 | 49 | 1 | 49 | 11 | 49 |

Therefore, the total number of cycles to execute the program is 690 cycles

(ii) Vector processor with chaining, 1 port to memory.

In this case, the first two loads cannot be pipelined as there is only one port to memory and the third load has to wait until the second load has completed. However, the machine supports chaining, so all other operations can be pipelined.

Processing the first 50 elements takes 242 cycles as below

| 1 | 1 | 11 | 49 | 11 | 49 |
| 6 | 49 |
| 11 | 49 |
| 4 | 49 |
| 1 | 49 |
| 11 | 49 |

Processing the next 50 elements takes 240 cycles (same time line as above, but without the first 2 instructions to initialize Vln and Vst).

Therefore, the total number of cycles to execute the program is 482 cycles
(iii) Vector processor with chaining, 2 read ports and 1 write port to memory.

Assuming an in-order pipeline.

The first two loads can also be pipelined as there are two ports to memory. The third load has to wait until the first two loads complete. However, the two loads for the second 50 elements can proceed in parallel with the store.

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>11</th>
<th>49</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>11</td>
<td>49</td>
<td>49</td>
</tr>
<tr>
<td>4</td>
<td>11</td>
<td>49</td>
<td>49</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>49</td>
<td>49</td>
</tr>
<tr>
<td>11</td>
<td>49</td>
<td>49</td>
<td>49</td>
</tr>
<tr>
<td>11</td>
<td>49</td>
<td>49</td>
<td>49</td>
</tr>
<tr>
<td>11</td>
<td>49</td>
<td>49</td>
<td>49</td>
</tr>
</tbody>
</table>

Therefore, the total number of cycles to execute the program is 215 cycles.
2 More Vector Processing

You are studying a program that runs on a vector computer with the following latencies for various instructions:

- VLD and VST: 50 cycles for each vector element; fully interleaved and pipelined.
- VADD: 4 cycles for each vector element (fully pipelined).
- VMUL: 16 cycles for each vector element (fully pipelined).
- VDIV: 32 cycles for each vector element (fully pipelined).
- VRSHF (right shift): 1 cycle for each vector element (fully pipelined).

Assume that:

- The machine has an in-order pipeline.
- The machine supports chaining between vector functional units.
- In order to support 1-cycle memory access after the first element in a vector, the machine interleaves vector elements across memory banks. All vectors are stored in memory with the first element mapped to bank 0, the second element mapped to bank 1, and so on.
- Each memory bank has an 8 KB row buffer.
- Vector elements are 64 bits in size.
- Each memory bank has two ports (so that two loads/stores can be active simultaneously), and there are two load/store functional units available.

(a) What is the minimum power-of-two number of banks required in order for memory accesses to never stall? (Assume a vector stride of 1.)

64 banks (because memory latency is 50 cycles and the next power of two is 64)

(b) The machine (with as many banks as you found in part a) executes the following program (assume that the vector stride is set to 1):

VLD V1 ← A
VLD V2 ← B
VADD V3 ← V1, V2
VMUL V4 ← V3, V1
VRSHF V5 ← V4, 2

It takes 111 cycles to execute this program. What is the vector length?

1 + 50 + 4 + 16 + 1 + (VLEN - 1) = 71 + VLEN = 111 \rightarrow VLEN = 40 \text{ elements}
If the machine did not support chaining (but could still pipeline independent operations), how many cycles would be required to execute the same program?

\[
\begin{align*}
\text{VLD} & \quad |\ldots\ldots50\ldots\ldots|-(\text{VLEN}-1)\ldots| \\
\text{VLD} & \quad |1|\ldots\ldots50\ldots\ldots|-(\text{VLEN}-1)\ldots| \\
\text{VADD} & \quad |\ldots\ldots4\ldots|-(\text{VLEN}-1)\ldots| \\
\text{VMUL} & \quad |\ldots\ldots16\ldots|-(\text{VLEN}-1)\ldots| \\
\text{VRSHF} & \quad |1|-(\text{VLEN}-1)| \\
\end{align*}
\]

\[50 + 1 + 4 + 16 + 1 + 4(\text{VLEN}-1) = 68 + 4\times\text{VLEN} = 228 \text{ cycles}\]
(c) The architect of this machine decides that she needs to cut costs in the machine’s memory system. She reduces the number of banks by a factor of 2 from the number of banks you found in part (a) above. Because loads and stores might stall due to bank contention, an arbiter is added to each bank so that pending loads from the oldest instruction are serviced first. How many cycles does the program take to execute on the machine with this reduced-cost memory system (but with chaining)?

```
VLD [0] |--50--| bank 0 (takes port 0)
       ...
[31]|--31|--50--| bank 31
[32]|--50--| bank 0 (takes port 0)
       ...
[39]|--7--| bank 7
VLD [0] |1|--50--| bank 0 (takes port 1)
       ...
[31]|1|--31|--50--| bank 31
[32]|--50--| bank 0 (takes port 1)
       ...
[39]|--7--| bank 7
VADD |--4--| (tracking last elements)
VMUL |--16--|
VRSHF |1|

(B[39]: 1 + 50 + 50 + 7) + 4 + 16 + 1 = 129 cycles
```

Now, the architect reduces cost further by reducing the number of memory banks (to a lower power of 2). The program executes in 279 cycles. How many banks are in the system?

```
VLD [0] |--50--|
       ...
[8]|--50--|
       ...
[16]|--50--|
       ...
[24]|--50--|
       ...
[32]|--50--|
       ...
[39]|--7--|
VLD [39]|1|
VADD |--4--|
VMUL |--16--|
VRSHF |1|

5*50 + 7 + 1 + 4 + 16 + 1 = 279 cycles -> 8 banks
```
(d) Another architect is now designing the second generation of this vector computer. He wants to build a multicore machine in which 4 vector processors share the same memory system. He scales up the number of banks by 4 in order to match the memory system bandwidth to the new demand. However, when he simulates this new machine design with a separate vector program running on every core, he finds that the average execution time is longer than if each individual program ran on the original single-core system with 1/4 the banks. Why could this be? Provide concrete reason(s).

Row-buffer conflicts (all cores interleave their vectors across all banks).

What change could this architect make to the system in order to alleviate this problem (in less than 20 words), while only changing the shared memory hierarchy?

Partition the memory mappings, or using better memory scheduling.
3 SIMD Processing

Suppose we want to design a SIMD engine that can support a vector length of 16. We have two options: a traditional vector processor and a traditional array processor.

Which one is more costly in terms of chip area (circle one)?

<table>
<thead>
<tr>
<th>The traditional vector processor</th>
<th>The traditional array processor</th>
<th>Neither</th>
</tr>
</thead>
<tbody>
<tr>
<td>Explain: An array processor requires 16 functional units for an operation whereas a vector processor requires only 1.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Assuming the latency of an addition operation is five cycles in both processors, how long will a VADD (vector add) instruction take in each of the processors (assume that the adder can be fully pipelined and is the same for both processors)?

For a vector length of 1:
- The traditional vector processor: 5 cycles
- The traditional array processor: 5 cycles

For a vector length of 4:
- The traditional vector processor: 8 cycles (5 for the first element to complete, 3 for the remaining 3)
- The traditional array processor: 5 cycles

For a vector length of 16:
- The traditional vector processor: 20 cycles (5 for the first element to complete, 15 for the remaining 15)
- The traditional array processor: 5 cycles
4 GPUs and SIMD I

We define the *SIMD utilization* of a program run on a GPU as the fraction of SIMD lanes that are kept busy with *active threads* during the run of a program.

The following code segment is run on a GPU. Each thread executes a *single iteration* of the shown loop. Assume that the data values of the arrays A and B are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 2 instructions in each thread.) A warp in the GPU consists of 32 threads, there are 32 SIMD lanes in the GPU. Assume that each instruction takes the same amount of time to execute.

```c
for (i = 0; i < N; i++) {
    if (A[i] % 3 == 0) { // Instruction 1
    }
}
```

(a) How many warps does it take to execute this program? Please leave the answer in terms of \(N\).

\[\left\lceil \frac{N}{32} \right\rceil\]

(b) Assume integer arrays A have a repetitive pattern which have 24 ones followed by 8 zeros repetitively and integer arrays B have a different repetitive pattern which have 48 zeros followed by 64 ones. What is the SIMD utilization of this program?

\[\frac{(24+8*2)/(32*2)}{100\%} = \frac{40}{64} \times 100 = 62.5\%\]

(c) Is it possible for this program to yield a SIMD utilization of 100% (circle one)?

YES NO

If YES, what should be true about arrays A for the SIMD utilization to be 100%?

Yes. If all of A’s elements are divisible by 3, or if all are not divisible by 3.

What should be true about arrays B?

B can be any array of integers.

If NO, explain why not.

10/16
(d) Is it possible for this program to yield a SIMD utilization of 56.25% (circle one)?

<table>
<thead>
<tr>
<th>YES</th>
<th>NO</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If YES, what should be true about arrays A for the SIMD utilization to be 56.25%?

Yes, if 4 out of every 32 elements of A are divisible by 3.

What should be true about arrays B?

B can be any array of integers.

If NO, explain why not.

Now, we will look at the technique we learned in class that tries to improve SIMD utilization by merging divergent branches together. The key idea of the dynamic warp formation is that threads in one warp can be swapped with threads in another warp as long as the swapped threads have access to the associated registers (i.e., they are on the same SIMD lane).

Consider the following example of a program that consists of 3 warps X, Y and Z that are executing the same code segment specified at the top of this question. Assume that the vector below specifies the direction of the branch of each thread within the warp. 1 means the branch in Instruction 1 is resolved to taken and 0 means the branch in Instruction 1 is resolved to not taken.

X = {10000000000000000000000000000010}
Y = {10000000000000000000000000000001}
Z = {01000000000000000000000000000000}

No. The minimum is when only 1 out of every 32 elements of A is divisible by 3. This yields a 51.5625% usage.
(f) Given the example above. Suppose that you perform dynamic warp formation on these three warps. What is the resulting outcome of each branch for the newly formed warps \( X', Y' \) and \( Z' \).

There are several answers for this question but the key is that the taken branch in \( Z \) can be combined with either \( X \) or \( Y \). However, the taken branch in the first thread of \( X \) and \( Y \) cannot be merged because they are on the same GPU lane.

\[
\begin{align*}
X &= 10000000000000000000000000000010 \\
Y &= 11000000000000000000000000000001 \\
Z &= 00000000000000000000000000000000
\end{align*}
\]

(g) Given the specification for arrays \( A \) and \( B \), is it possible for this program to yield a better SIMD utilization if dynamic warp formation is used? Explain your reasoning.

No. Branch divergence happens on the same lane throughout the program resulting in the case where there is no dynamically formed warp.
5 GPUs and SIMD II

We define the SIMD utilization of a program run on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program.

The following code segment is run on a GPU. Each thread executes a single iteration of the shown loop. Assume that the data values of the arrays A, B, and C are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 4 instructions in each thread.) A warp in the GPU consists of 64 threads, and there are 64 SIMD lanes in the GPU.

for (i = 0; i < 1024768; i++) {
  if (B[i] < 4444) {
    A[i] = A[i] * C[i];
    B[i] = A[i] + B[i];
    C[i] = B[i] + 1;
  }
}

(a) How many warps does it take to execute this program?

\[
\text{Warps} = \frac{\text{Number of threads}}{\text{Number of threads per warp}}
\]

Number of threads = \(2^{20}\) (i.e., one thread per loop iteration).

Number of threads per warp = \(64 = 2^6\) (given).

\[
\text{Warps} = \frac{2^{20}}{2^6} = 2^{14}
\]

(b) When we measure the SIMD utilization for this program with one input set, we find that it is 67/256. What can you say about arrays A, B, and C? Be precise (Hint: Look at the “if” branch, what can you say about A, B and C?).

A: Nothing

B: 1 in every 64 of B’s elements is less than 4444

C: Nothing

(c) Is it possible for this program to yield a SIMD utilization of 100% (circle one)?

YES  NO

If YES, what should be true about arrays A, B, C for the SIMD utilization to be 100%? Be precise. If NO, explain why not.
Yes. Either:
(1) All of B’s elements are greater than or equal to 4444, or
(2) All of B’s element are less than 4444.

(d) Is it possible for this program to yield a SIMD utilization of 25% (circle one)?

YES  NO

If YES, what should be true about arrays A, B, and C for the SIMD utilization to be 25%? Be precise. If NO, explain why not.

No. The smallest SIMD utilization possible is the same as part (b), 67/256, but this is greater than 25%.
We define the *SIMD utilization* of a program run on a GPU as the fraction of SIMD lanes that are kept busy with *active threads* during the run of a program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the *complete run* of the program.

The following code segment is run on a GPU. Each thread executes a *single iteration* of the shown loop. Assume that the data values of the arrays A, B, and C are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 6 instructions in each thread.) A warp in the GPU consists of 64 threads, and there are 64 SIMD lanes in the GPU. Please assume that all values in array B have magnitudes less than 10 (i.e., |B[i]| < 10, for all i).

```plaintext
for (i = 0; i < 1024; i++) {
    A[i] = B[i] * B[i];
    if (A[i] > 0) {
        C[i] = A[i] * B[i];
        if (C[i] < 0) {
        }
    }
}
```

Please answer the following five questions.

(a) How many warps does it take to execute this program?

Warps = (Number of threads) / (Number of threads per warp)
Number of threads = 2^{10} (i.e., one thread per loop iteration).
Number of threads per warp = 64 = 2^{6} (given).
Warps = 2^{10} / 2^{6} = 2^{4}

(b) What is the maximum possible SIMD utilization of this program?

100%
(c) Please describe what needs to be true about array B to reach the maximum possible SIMD utilization asked in part (b). (Please cover all cases in your answer)

B: For every 64 consecutive elements: every value is 0, every value is positive, or every value is negative. Must give all three of these.

(d) What is the minimum possible SIMD utilization of this program?

Answer: 132/384

Explanation: The first two lines must be executed by every thread in a warp (64/64 utilization for each line). The minimum utilization results when a single thread from each warp passes both conditions on lines 2 and 4, and every other thread fails to meet the condition on line 2. The thread per warp that meets both conditions, executes lines 3-6 resulting in a SIMD utilization of 1/64 for each line. The minimum SIMD utilization sums to \((64 \times 2 + 1 \times 4)/(64 \times 6) = 132/384\)

(e) Please describe what needs to be true about array B to reach the minimum possible SIMD utilization asked in part (d). (Please cover all cases in your answer)

B: Exactly 1 of every 64 consecutive elements must be negative. The rest must be zero. This is the only case that this holds true.