# Design of Digital Circuits Lecture 15b: Out-of-Order Execution 

Prof. Onur Mutlu

ETH Zurich
Spring 2019
11 April 2019

## Required Readings

- This week
- Out-of-order execution
- H\&H, Chapter 7.8-7.9
- Smith and Sohi, "The Microarchitecture of Superscalar Processors," Proceedings of the IEEE, 1995
- More advanced pipelining
- Interrupt and exception handling
- Out-of-order and superscalar execution concepts
- Optional
- Kessler, "The Alpha 21264 Microprocessor," IEEE Micro 1999.
- Next Week
- McFarling, "Combining Branch Predictors," DEC WRL Technical Report, 1993.


## Reminder: Optional Homeworks

- Posted online
- 4 Optional Homeworks
- Optional
- Good for your learning
- https://safari.ethz.ch/digitaltechnik/spring2019/doku.php?id =homeworks

Agenda for Today \& Next Few Lectures

- Single-cycle Microarchitectures
- Multi-cycle and Microprogrammed Microarchitectures
- Pipelining
- Issues in Pipelining: Control \& Data Dependence Handling, State Maintenance and Recovery, ...
- Out-of-Order Execution
- Other Execution Paradigms


## Review: In-Order Pipeline with Reorder Buffer

- Decode (D): Access regfile/ROB, allocate entry in ROB, check if instruction can execute, if so dispatch instruction (send to functional unit)
- Execute (E): Instructions can complete out-of-order
- Completion (R): Write result to reorder buffer
- Retirement/Commit (W): Check for exceptions; if none, write result to architectural register file or memory; else, flush pipeline and start from exception handler
- In-order dispatch/execution, out-of-order completion, in-order retirement


Load/store

## Recall: Data Dependence Types

True (flow) dependence
$r_{3}$
$r_{5}$
$\leftarrow$$\leftarrow r_{1}$ op $r_{2}$
Anti dependence
$\mathrm{r}_{3} \xrightarrow[\mathrm{r}_{1}]{\leftarrow} \mathrm{r}_{1}$ op $\mathrm{r}_{2}$
Write-after-Read
(WAR) -- Anti

Output-dependence
$\left[\begin{array}{ll}r_{3} & \leftarrow r_{1} \text { op } r_{2} \\ r_{5} & \leftarrow r_{3} \text { op } r_{4} \\ r_{3} & \leftarrow r_{6} \text { op } r_{7}\end{array}\right.$
Write-after-Write
(WAW) -- Output

- Output and anti dependencies are not true dependencies
- WHY? The same register refers to values that have nothing to do with each other
- They exist due to lack of register ID's (i.e. names) in the ISA
- The register ID is renamed to the reorder buffer entry that will hold the register's value
- Register ID $\rightarrow$ ROB entry ID
- Architectural register ID $\rightarrow$ Physical register ID
- After renaming, ROB entry ID used to refer to the register
- This eliminates anti and output dependencies
- Gives the illusion that there are a large number of registers


# Out-of-Order Execution (Dynamic Instruction Scheduling) 

## An In-order Pipeline



Cache miss

Dispatch: Act of sending an instruction to a functional unit Renaming with ROB eliminates stalls due to false dependencies Problem: A true data dependency stalls dispatch of younger instructions into functional (execution) units

## Can We Do Better?

- What do the following two pieces of code have in common (with respect to execution in the previous design)?

| IMUL | R3 $\leftarrow$ R1, R2 | LD | $\mathrm{R} 3 \leftarrow \mathrm{R} 1$ (0) |
| :---: | :---: | :---: | :---: |
| ADD | R3 $\leftarrow$ R3, R1 | ADD | R3 $\leftarrow$ R3, R1 |
| ADD | $R 4 \leftarrow R 6, R 7$ | ADD | $\mathrm{R} 4 \leftarrow \mathrm{R} 6, \mathrm{R} 7$ |
| IMUL | $\mathrm{R} 5<\mathrm{R} 6, \mathrm{R} 8$ | IMUL | $\mathrm{R} 5 \leftarrow \mathrm{R} 6, \mathrm{R} 8$ |
| ADD | $\mathrm{R} 7 \leftarrow \mathrm{R} 9, \mathrm{R} 9$ | ADD | $\mathrm{R} 7 \leftarrow \mathrm{R} 9$, R9 |

- Answer: First ADD stalls the whole pipeline!
- ADD cannot dispatch because its source registers unavailable
- Later independent instructions cannot get executed
- How are the above code portions different?
- Answer: Load latency is variable (unknown until runtime)
- What does this affect? Think compiler vs. microarchitecture


## Preventing Dispatch Stalls

- Problem: in-order dispatch (scheduling, or execution)
- Solution: out-of-order dispatch (scheduling, or execution)
- Actually, we have seen the basic idea before:
- Dataflow: "fire" an instruction only when its inputs are ready
- We will use similar principles, but not expose it in the ISA
- Aside: Any other way to prevent dispatch stalls?

1. Compile-time instruction scheduling/reordering
2. Value prediction
3. Fine-grained multithreading

## Out-of-order Execution (Dynamic Scheduling)

- Idea: Move the dependent instructions out of the way of independent ones (s.t. independent ones can execute)
- Rest areas for dependent instructions: Reservation stations
- Monitor the source "values" of each instruction in the resting area
- When all source "values" of an instruction are available, "fire" (i.e. dispatch) the instruction
- Instructions dispatched in dataflow (not control-flow) order
- Benefit:
- Latency tolerance: Allows independent instructions to execute and complete in the presence of a long-latency operation


## In-order vs. Out-of-order Dispatch

- In order dispatch + precise exceptions:

| F | D | E | E | E | E | R | W |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F | D | STALL STALL |  |  | E | R | W |  |  |  |  |  |  |  |
|  |  | F |  |  |  | D | E | R | W |  |  |  |  |  |  |
|  |  |  |  |  |  | F | D | E | E | E | E | E | R | W |  |
|  |  |  |  |  |  |  | F | D |  |  |  |  | E | R | W |

IMUL R3 $\leftarrow$ R1, R2 ADD R3 $\leftarrow$ R3, R1 ADD $\mathrm{R} 1 \leftarrow \mathrm{R} 6$, R7 IMUL R5 $\leftarrow$ R6, R8 ADD R7 $\leftarrow R 3$, R5

- Out-of-order dispatch + precise exceptions:

| F | D | E | E | E | E | R | W |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F | D | WAIT |  |  | E | R | W |  |  |  |
|  |  | F | D | E | R |  |  |  | W |  |  |
|  |  |  | F | D | E | E | E | E | R | W |  |
|  |  |  |  | F | D |  | WAIT |  | E | R | W |

16 vs. 12 cycles

## Enabling OoO Execution

1. Need to link the consumer of a value to the producer

- Register renaming: Associate a "tag" with each data value

2. Need to buffer instructions until they are ready to execute

- Insert instruction into reservation stations after renaming

3. Instructions need to keep track of readiness of source values

- Broadcast the "tag" when the value is produced
- Instructions compare their "source tags" to the broadcast tag $\rightarrow$ if match, source value becomes ready

4. When all source values of an instruction are ready, need to dispatch the instruction to its functional unit (FU)

- Instruction wakes up if all sources are ready
- If multiple instructions are awake, need to select one per FU


## Tomasulo's Algorithm for OoO Execution

- OoO with register renaming invented by Robert Tomasulo
- Used in IBM 360/91 Floating Point Units
- Read: Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of R\&D, Jan. 1967.
- What is the major difference today?
- Precise exceptions
- Provided by
- Patt, Hwu, Shebanow, "HPS, a new microarchitecture: rationale and introduction," MICRO 1985.
- Patt et al., "Critical issues regarding HPS, a high performance microarchitecture," MICRO 1985.
- OoO variants are used in most high-performance processors
- Initially in Intel Pentium Pro, AMD K5
- Alpha 21264, MIPS R10000, IBM POWER5, IBM z196, Oracle UltraSPARC T4, ARM Cortex A15


## Two Humps in a Modern Pipeline

TAG and VALUE Broadcast Bus

in order
out of order
in order

- Hump 1: Reservation stations (scheduling window)
- Hump 2: Reordering (reorder buffer, aka instruction window or active window)


## Two Humps in a Modern Pipeline



## General Organization of an OOO Processor



- Smith and Sohi, "The Microarchitecture of Superscalar Processors," Proc. IEEE, Dec. 1995.


## Tomasulo's Machine: IBM 360/91



## Recall Once More: Register Renaming

- Output and anti dependencies are not true dependencies
- WHY? The same register refers to values that have nothing to do with each other
- They exist because not enough register ID's (i.e. names) in the ISA
- The register ID is renamed to the reservation station entry that will hold the register's value
- Register ID $\rightarrow$ RS entry ID
- Architectural register ID $\rightarrow$ Physical register ID
- After renaming, RS entry ID used to refer to the register
- This eliminates anti- and output- dependencies
- Approximates the performance effect of a large number of registers even though ISA has a small number


## Tomasulo's Algorithm: Renaming

- Register rename table (register alias table)



## Tomasulo's Algorithm

- If reservation station available before renaming
- Instruction + renamed operands (source value/tag) inserted into the reservation station
- Only rename if reservation station is available
- Else stall
- While in reservation station, each instruction:
- Watches common data bus (CDB) for tag of its sources
- When tag seen, grab value for the source and keep it in the reservation station
- When both operands available, instruction ready to be dispatched
- Dispatch instruction to the Functional Unit when instruction is ready
- After instruction finishes in the Functional Unit
- Arbitrate for CDB
- Put tagged value onto CDB (tag broadcast)
- Register file is connected to the CDB
- Register contains a tag indicating the latest writer to the register
- If the tag in the register file matches the broadcast tag, write broadcast value into register (and set valid bit)
- Reclaim rename tag
- no valid copy of tag in system!


## An Exercise

```
MUL R3<R1,R2
ADD R5 &R3,R4
ADD R7 < R2, R6
ADD R10 < R8, R9
\begin{array} { | l | l | l | l | } { \hline F } & { D } & { E } & { W } \\ { \hline } \end{array}
MUL R11 < R7, R10
ADD R5 < R5, R11
```

- Assume ADD (4 cycle execute), MUL (6 cycle execute)
- Assume one adder and one multiplier
- How many cycles
- in a non-pipelined machine
- in an in-order-dispatch pipelined machine with imprecise exceptions (no forwarding and full forwarding)
- in an out-of-order dispatch pipelined machine imprecise exceptions (full forwarding)

Exercise Continued

Prpelme struchre

mul tokes 6 aydes
ADh tokes 4 agdes
How may aydes totol who dota fowvoing?

$$
. . \quad . \quad \omega 1 \text {..... }
$$

Exercise Continued

$$
\begin{aligned}
& \text { FD123456W } \\
& \text { FD...... -D } 1234 \omega \\
& \text { F..........D123 } 4 \omega \\
& \text { FOI } 234 \mathrm{w} \\
& \text { FD - - - D } 123456 \mathrm{w} \\
& \text { F————D D } 1234 \mathrm{~W}
\end{aligned}
$$

Eneation timelime wl sccerebcordins

$$
\begin{aligned}
& \text { FD123456w } \\
& \text { FD } \quad \text { 'E, } 2134 \mathrm{~W} \\
& F \quad D 1234 \mathrm{~W} \\
& F D D 1: 234 y w \\
& \begin{array}{llllllll}
F D & y_{1} & 2 & 3 & 4 & 6 & W & \\
F & D & & &
\end{array}
\end{aligned}
$$

25 cydes

Exercise Continued

$$
\begin{aligned}
& \text { MUL } \mathrm{R} 3 \leftarrow \mathrm{R} 1, \mathrm{R} 2 \\
& \text { ADD } \mathrm{R} 5 \leftarrow \mathrm{R} 3, \mathrm{R} 4 \\
& \text { ADD } \mathrm{R} 7 \leftarrow \mathrm{R} 2, \mathrm{R} 6 \\
& \text { ADD R10 < R8, R9 } \\
& \text { MUL R11 } \leftarrow \mathrm{R} 7 \text {, R10 } \\
& \text { ADD R5 } \leftarrow \text { R5, R11 } \\
& F D 123456 \mathrm{w} \\
& \text { FD } \quad 1234 W \\
& \text { FD1 } 234 \mathrm{w} \\
& \text { FD } 123 \text { 4 } \omega \\
& \text { FD } 1230456 \\
& \text { FD }
\end{aligned}
$$

How It Works

Register Alios Table





Voke toy
 addel mathopire-hwe sepvele. butes

## Our First OoO Machine Simulation

## Program We Will Simulate

| MUL | R1, | R2 | $\rightarrow$ | R3 |
| :--- | :--- | :--- | :--- | :--- |
| ADD | R3, | R4 | $\rightarrow$ | R5 |
| ADD | R2, | R6 | $\rightarrow$ | R7 |
| ADD | R8, | R9 | $\rightarrow$ | R10 |
| MUL | R7, | R10 | $\rightarrow$ | R11 |
| ADD | R5, | R11 | $\rightarrow$ | R5 |


| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 3 |
| R4 | 1 |  | 4 |
| R5 | 1 |  | 5 |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 7 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 10 |
| R11 | 1 |  | 11 |

Register Alias Table
Initially:

1. RS's are all Invalid (Empty)
2. All Registers are Valid

RS for ADD Unit

|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Tag | Value | V | Tag | Value |
| a |  |  |  |  |  |  |
| b |  |  |  |  |  |  |
| c |  |  |  |  |  |  |
| d |  |  |  |  |  |  |



RS for MUL Unit


ADD and MUL Execution Units have separate buses

## Cycle 0

## Cycle

| MUL | R1, R2 | $\rightarrow$ | R3 |
| :--- | :--- | :--- | :--- |
| ADD | R3, R4 | $\rightarrow$ | R5 |
| ADD | R2, R6 | $\rightarrow$ | R7 |
| ADD | R8, R9 | $\rightarrow$ | R10 |
| MUL | R7, R10 | $\rightarrow$ | R11 |
| ADD | R5, R11 | $\rightarrow$ | R5 |


| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 3 |
| R4 | 1 |  | 4 |
| R5 | 1 |  | 5 |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 7 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 10 |
| R11 | 1 |  | 11 |




## Cycle 1

|  |  |  | Cycle |  |
| :---: | :---: | :---: | :---: | :---: |
| MUL | R1, R2 | $\rightarrow$ | R3 |  |
| AD | R3, R4 | $\rightarrow$ | R5 |  |
| AD | R2, R6 | $\rightarrow$ | R7 |  |
| AD | R8, R9 | $\rightarrow$ | R10 |  |
| MU | R7, R10 | $\rightarrow$ | R11 |  |
| AD | R5, R11 | $\rightarrow$ |  |  |


| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 3 |
| R4 | 1 |  | 4 |
| R5 | 1 |  | 5 |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 7 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 10 |
| R11 | 1 |  | 11 |




## Cycle 2

Step 1: Check if reservation station available. Yes: x


## Cycle 3

1. MUL in RS x starts executing

## 2. ADD gets decoded and allocated into RS a



## Cycle 4



## Cycle 5



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 0 | x |  |
| R4 | 1 |  | 4 |
| R5 | 0 | a |  |
| R6 | 1 |  | 6 |
| R7 | 0 | b |  |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 0 | c |  |
| R11 | 1 |  | 11 |



ADD in RS c is ready to execute in the next cycle!

## Cycle 6



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 0 | x |  |
| R4 | 1 |  | 4 |
| R5 | 0 | a |  |
| R6 | 1 |  | 6 |
| R7 | 0 | b |  |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 0 | c |  |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag | Value | V | Tag | Value |
| a | 0 | X |  | 1 | $\sim$ | 4 |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d |  |  |  |  |  |  |



|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag Value |  | Vag Value |  |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 0 | b |  | 0 | $c$ |  |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



## Cycle 7



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 0 | $x$ |  |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 0 | b |  |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 0 | $c$ |  |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V |  | Tag |  | Value | V Tag |  | Value |  |
|  | 0 | x |  | 1 | $\sim$ | 4 |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |  |  |  |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |  |  |  |
| d | 0 | a |  | 0 | $y$ |  |  |  |  |


|  |  |  |  |  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag |  | Value | V | Tag |  | Value |  |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |  |  |  |  |
| y | 0 | b |  | 0 | $c$ |  |  |  |  |  |
| z |  |  |  |  |  |  |  |  |  |  |
| t |  |  |  |  |  |  |  |  |  |  |



## Cycle 8 (First Slide)



| Register | Valid | Tag | Va |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  |  |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  |  |
| R5 | 0 |  |  |
| R6 | 1 |  | 6 |
| R7 | 0 |  |  |
| R8 | 1 |  |  |
| R9 | 1 |  |  |
| R10 | 0 |  |  |
| R11 | 0 |  |  |



## Cycle 8 (Second Slide)



MUL in RS $y$ is still NOT ready to execute in the next cycle!

## Cycle 8 (Third Slide)



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 0 | $c$ |  |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V |  | Tag | Value | V | Tag |  | Value |
|  | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |  |  |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |  |  |
| d | 0 | a |  | 0 | y |  |  |  |


|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag |  | Value | Vag |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 1 | $\sim$ | 8 | 0 | $c$ |  |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



We did not cover the following slides.
They are for your preparation for the next lecture.

## Cycle 9



MUL in RS $y$ is ready to execute in the next cycle!

## Cycle 10



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag | Value | V | Tag | Value |
| a | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d | 0 | a |  | 0 | y |  |


|  |  |  |  | Source 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |  |
|  | V | Tag |  | Value | V Tag Value |  |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |  |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |  |
| z |  |  |  |  |  |  |  |
| t |  |  |  |  |  |  |  |



## Cycle 11



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag | Value | V | Tag | Value |
| a | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |
| b | 1 | ~ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d | 0 | a |  | 0 | $y$ |  |


|  |  |  |  | Source 1 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |  |  |  |
|  | V | Tag |  | Value | V Tag |  |  | Value |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |  |  |  |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |  |  |  |
| z |  |  |  |  |  |  |  |  |  |
| t |  |  |  |  |  |  |  |  |  |



## Cycle 12



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag | Value | V | Tag | Value |
| a | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d | 1 | $\sim$ | 6 | 0 | y |  |


|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag |  | Value | Vag |  |
|  | Value |  |  |  |  |  |
| x | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



## Cycle 13



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag |  | Value | V Tag |  |  | Value |  |
|  | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |  |  |  |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |  |  |  |
| d | 1 | $\sim$ | 6 | 0 | $y$ |  |  |  |  |


|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag |  | Value | Vag |  |
|  | Value |  |  |  |  |  |
| x | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



## Cycle 14



## Cycle 15



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 1 |  | 136 |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag |  | Value | V Tag |  |
|  |  | 1 | $\sim$ | 2 | 1 | $\sim$ |
| a | 1 | 4 |  |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d | 1 | $\sim$ | 6 | 1 | $\sim$ | 136 |


|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag |  | Value | Vag |  |
|  | Value |  |  |  |  |  |
| x | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



ADD in RS d is ready to execute in the next cycle!

## Cycle 16

$\begin{array}{lllllllllllllllll}\text { Cycle } & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16\end{array}$


| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 1 |  | 136 |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | Tag |  | Value |
|  | V Tag |  | Value |  |  |  |
|  | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d | 1 | $\sim$ | 6 | 1 | $\sim$ | 136 |


|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag |  | Value | Vag |  |
|  | Value |  |  |  |  |  |
| x | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



## Cycle 17

$\begin{array}{llllllllllllllllll}\text { Cycle } & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17\end{array}$


| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 1 |  | 136 |


|  | Source 1 |  |  | Source 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V |  | Tag |  | Value | V Tag |  | Value |  |
|  | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |  |  |  |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |  |  |  |
| d | 1 | $\sim$ | 6 | 1 | $\sim$ | 136 |  |  |  |


|  |  |  |  | Source 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |  |
|  | V | Tag Value |  | V Tag |  | Value |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |  |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |  |
| z |  |  |  |  |  |  |  |
| t |  |  |  |  |  |  |  |



## Cycle 18

$\begin{array}{lllllllllllllllllll}\text { Cycle } & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18\end{array}$


| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 1 |  | 136 |


|  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag |  | Value | V Tag |  |
|  |  | 1 | $\sim$ | 2 | 1 | $\sim$ |
| a | 1 | 4 |  |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |
| d | 1 | $\sim$ | 6 | 1 | $\sim$ | 136 |


|  |  |  |  | Source 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |
|  | V | Tag |  | Value | V |  |
|  | Tag | Value |  |  |  |  |
| x | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |
| z |  |  |  |  |  |  |
| t |  |  |  |  |  |  |



## Cycle 19



## Cycle 20

$\begin{array}{lllllllllllllllllllll}\text { Cycle } & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20\end{array}$

| MUL | R1, | R2 | $\rightarrow$ |
| :--- | :--- | :--- | :--- |
| R3 |  |  |  |
| ADD | $R 3$, | $R 4$ | $\rightarrow$ |
| R5 |  |  |  |
| ADD | $R 2$, | $R 6$ | $\rightarrow$ |
| R7 |  |  |  |
| ADD | $R 8$, | $R 9$ | $\rightarrow$ |
| R10 |  |  |  |
| MUL | $R 7$, | $R 10$ | $\rightarrow$ |
| ADD | $R 5$, | $R 11$ | $\rightarrow$ |

$\begin{array}{llllllllll}\text { F } & \mathrm{D} & \mathrm{E}_{1} & \mathrm{E}_{2} & \mathrm{E}_{3} & \mathrm{E}_{4} & \mathrm{E}_{5} & \mathrm{E}_{6} & \mathrm{~W}\end{array}$
F D $\quad$ D $\quad-\quad-\quad-\quad-\quad E_{1} \quad E_{2} \quad E_{3} \quad E_{4} \quad W$
$\begin{array}{lllllll}\text { F } & D & E_{1} & E_{2} & E_{3} & E_{4} & \text { W }\end{array}$
$\begin{array}{lllllll}\text { F } & \mathrm{D} & \mathrm{E}_{1} & \mathrm{E}_{2} & \mathrm{E}_{3} & \mathrm{E}_{4} & \mathrm{~W}\end{array}$



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 1 |  | 2 |
| R4 | 1 |  | 4 |
| R5 | 1 |  | 142 |
| R6 | 1 |  | 6 |
| R7 | 1 |  | 8 |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 1 |  | 17 |
| R11 | 1 |  | 136 |


|  | Source 1 |  |  | Source 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V |  | Tag |  | Value | V Tag |  | Value |  |
|  | 1 | $\sim$ | 2 | 1 | $\sim$ | 4 |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |  |  |  |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |  |  |  |
| d | 1 | $\sim$ | 6 | 1 | $\sim$ | 136 |  |  |  |


|  |  |  |  | Source 1 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Source 2 |  |  |  |  |  |  |  |
|  | V | Tag |  | Value | V Tag |  |  | Value |  |
|  | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |  |  |  |
| y | 1 | $\sim$ | 8 | 1 | $\sim$ | 17 |  |  |  |
| z |  |  |  |  |  |  |  |  |  |
| t |  |  |  |  |  |  |  |  |  |



# Design of Digital Circuits Lecture 15b: Out-of-Order Execution 

Prof. Onur Mutlu

ETH Zurich
Spring 2019
11 April 2019

We did not cover the following slides.
They are for your preparation for the next lecture.

## Some Questions

- What is needed in hardware to perform tag broadcast and value capture?
$\rightarrow$ make a value valid
$\rightarrow$ wake up an instruction
- Does the tag have to be the ID of the Reservation Station Entry?
- What can potentially become the critical path?
- Tag broadcast $\rightarrow$ value capture $\rightarrow$ instruction wake up
- How can you reduce the potential critical paths?


## Dataflow Graph for Our Example

MUL R3 $\leftarrow$ R1, R2
ADD $\mathrm{R} 5 \leftarrow \mathrm{R} 3$, R4
ADD R7 $\leftarrow$ R2, R6
ADD R10 < R8, R9
MUL R11 $\leftarrow$ R7, R10
ADD R5 $\leftarrow \mathrm{R} 5, \mathrm{R} 11$

State of RAT and RS in Cycle 7
end of ayde 7:



* All 6 mstructass renamed.
- Note what hopperaed to R5


## State of RAT and RS in Cycle 7



| Register | Valid | Tag | Value |
| :---: | :---: | :---: | :---: |
| R1 | 1 |  | 1 |
| R2 | 1 |  | 2 |
| R3 | 0 | x |  |
| R4 | 1 |  | 4 |
| R5 | 0 | d |  |
| R6 | 1 |  | 6 |
| R7 | 0 | b |  |
| R8 | 1 |  | 8 |
| R9 | 1 |  | 9 |
| R10 | 0 | $c$ |  |
| R11 | 0 | $y$ |  |


|  | Source 1 |  |  | Source 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V |  | Tag |  | Value | V Tag |  | Value |  |
|  | 0 | x |  | 1 | $\sim$ | 4 |  |  |  |
| b | 1 | $\sim$ | 2 | 1 | $\sim$ | 6 |  |  |  |
| c | 1 | $\sim$ | 8 | 1 | $\sim$ | 9 |  |  |  |
| d | 0 | a |  | 0 | $y$ |  |  |  |  |


|  |  |  |  |  | Source 1 |  |  | Source 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V | Tag |  | Value | V Tag |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |
| x | 1 | $\sim$ | 1 | 1 | $\sim$ | 2 |  |  |  |  |
| y | 0 | b |  | 0 | $c$ |  |  |  |  |  |
| z |  |  |  |  |  |  |  |  |  |  |
| t |  |  |  |  |  |  |  |  |  |  |



Corresponding Dataflow Graph (Reverse Engineered)


## Some More Questions (Design Choices)

- When is a reservation station entry deallocated?
- Exactly when does an instruction broadcast its tag?
- Should the reservation stations be dedicated to each functional unit or global across functional units?
- Centralized vs. Distributed: What are the tradeoffs?
- Should reservation stations and ROB store data values or should there be a centralized physical register file where all data values are stored?
- What are the tradeoffs?
- Many other design choices for OoO engines


## For You: An Exercise, w/ Precise Exceptions

```
MUL R3<R1,R2
ADD R5 <R3,R4
ADD R7 < R2, R6
ADD R10 < R8, R9
|F
MUL R11 <R7, R10
ADD R5 < R5, R11
```

- Assume ADD (4 cycle execute), MUL (6 cycle execute)
- Assume one adder and one multiplier
- How many cycles
- in a non-pipelined machine
- in an in-order-dispatch pipelined machine with reorder buffer (no forwarding and full forwarding)
- in an out-of-order dispatch pipelined machine with reorder buffer (full forwarding)


## Out-of-Order Execution with Precise Exceptions

- Idea: Use a reorder buffer to reorder instructions before committing them to architectural state
- An instruction updates the RAT when it completes execution
- Also called frontend register file
- An instruction updates a separate architectural register file when it retires
- i.e., when it is the oldest in the machine and has completed execution
- In other words, the architectural register file is always updated in program order
- On an exception: flush pipeline, copy architectural register file into frontend register file


## Out-of-Order Execution with Precise Exceptions

TAG and VALUE Broadcast Bus

in order
out of order
in order

- Hump 1: Reservation stations (scheduling window)
- Hump 2: Reordering (reorder buffer, aka instruction window or active window)


## Two Humps in a Modern Pipeline



## Modern OoO Execution w/ Precise Exceptions

- Most modern processors use the following
- Reorder buffer to support in-order retirement of instructions
- A single register file to store all registers
- Both speculative and architectural registers
- INT and FP are still separate
- Two register maps
- Future/frontend register map $\rightarrow$ used for renaming
- Architectural register map $\rightarrow$ used for maintaining precise state


## An Example from Modern Processors

## Pentium III rob



## NetBurst

RF
ROB
Status


Boggs et al., "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal, 2001.

## Enabling OoO Execution, Revisited

1. Link the consumer of a value to the producer

- Register renaming: Associate a "tag" with each data value

2. Buffer instructions until they are ready

- Insert instruction into reservation stations after renaming

3. Keep track of readiness of source values of an instruction

- Broadcast the "tag" when the value is produced
- Instructions compare their "source tags" to the broadcast tag $\rightarrow$ if match, source value becomes ready

4. When all source values of an instruction are ready, dispatch the instruction to functional unit (FU)

- Wakeup and select/schedule the instruction


## Summary of OOO Execution Concepts

- Register renaming eliminates false dependencies, enables linking of producer to consumers
- Buffering enables the pipeline to move for independent ops
- Tag broadcast enables communication (of readiness of produced value) between instructions
- Wakeup and select enables out-of-order dispatch


## OOO Execution: Restricted Dataflow

- An out-of-order engine dynamically builds the dataflow graph of a piece of the program
- which piece?
- The dataflow graph is limited to the instruction window
- Instruction window: all decoded but not yet retired instructions
- Can we do it for the whole program?
- Why would we like to?
- In other words, how can we have a large instruction window?
- Can we do it efficiently with Tomasulo's algorithm?


## Recall: Dataflow Graph for Our Example

MUL R3 $\leftarrow$ R1, R2
ADD $\mathrm{R} 5 \leftarrow \mathrm{R} 3$, R4
ADD R7 $\leftarrow$ R2, R6
ADD R10 < R8, R9
MUL R11 $\leftarrow$ R7, R10
ADD R5 $\leftarrow \mathrm{R} 5, \mathrm{R} 11$

Recall: State of RAT and RS in Cycle 7
end of ayde 7:



Recall: Dataflow Graph


## Questions to Ponder

- Why is OoO execution beneficial?
- What if all operations take a single cycle?
- Latency tolerance: OoO execution tolerates the latency of multi-cycle operations by executing independent operations concurrently
- What if an instruction takes 500 cycles?
- How large of an instruction window do we need to continue decoding?
- How many cycles of latency can OoO tolerate?
- What limits the latency tolerance scalability of Tomasulo's algorithm?
- Active/instruction window size: determined by both scheduling window and reorder buffer size


## General Organization of an OOO Processor



- Smith and Sohi, "The Microarchitecture of Superscalar Processors," Proc. IEEE, Dec. 1995.


## A Modern OoO Design: Intel Pentium 4



Figure 4: Pentium ${ }^{\text {® }} 4$ processor microarchitecture
Boggs et al., "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal, 2001.'.

## Intel Pentium 4 Simplified



## Alpha 21264



Figure 2. Stages of the Alpha 21264 instruction pipeline.

Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, March-April 1999.

## MIPS R10000

External interface
(a)

Data cache refill and write-back


## IBM POWER4

- Tendler et al., "POWER4 system microarchitecture," IBM J R\&D, 2002.



## IBM POWER4

- 2 cores, out-of-order execution
- 100-entry instruction window in each core
- 8-wide instruction fetch, issue, execute
- Large, local+global hybrid branch predictor
- 1.5MB, 8-way L2 cache
- Aggressive stream based prefetching


## IBM POWER5

- Kalla et al., "IBM Power5 Chip: A Dual-Core Multithreaded Processor," IEEE Micro 2004.


Figure 4. Power5 instruction data flow (BXU = branch execution unit and CRL = condition register logical execution unit).

## Handling Out-of-Order Execution of Loads and Stores

## Registers versus Memory

- So far, we considered mainly registers as part of state
- What about memory?
- What are the fundamental differences between registers and memory?
- Register dependences known statically - memory dependences determined dynamically
- Register state is small - memory state is large
- Register state is not visible to other threads/processors memory state is shared between threads/processors (in a shared memory multiprocessor)


## Memory Dependence Handling (I)

- Need to obey memory dependences in an out-of-order machine
- and need to do so while providing high performance
- Observation and Problem: Memory address is not known until a load/store executes
- Corollary 1: Renaming memory addresses is difficult
- Corollary 2: Determining dependence or independence of loads/stores need to be handled after their (partial) execution
- Corollary 3: When a load/store has its address ready, there may be younger/older loads/stores with undetermined addresses in the machine


## Memory Dependence Handling (II)

- When do you schedule a load instruction in an OOO engine?
- Problem: A younger load can have its address ready before an older store's address is known
- Known as the memory disambiguation problem or the unknown address problem
- Approaches
- Conservative: Stall the load until all previous stores have computed their addresses (or even retired from the machine)
- Aggressive: Assume load is independent of unknown-address stores and schedule the load right away
- Intelligent: Predict (with a more sophisticated predictor) if the load is dependent on the/any unknown address store


## Handling of Store-Load Dependences

- A load's dependence status is not known until all previous store addresses are available.
- How does the OOO engine detect dependence of a load instruction on a previous store?
- Option 1: Wait until all previous stores committed (no need to check for address match)
- Option 2: Keep a list of pending stores in a store buffer and check whether load address matches a previous store address
- How does the OOO engine treat the scheduling of a load instruction wrt previous stores?
- Option 1: Assume load dependent on all previous stores
- Option 2: Assume load independent of all previous stores
- Option 3: Predict the dependence of a load on an outstanding store


## Memory Disambiguation (I)

- Option 1: Assume load is dependent on all previous stores
+ No need for recovery
-- Too conservative: delays independent loads unnecessarily
- Option 2: Assume load is independent of all previous stores
+ Simple and can be common case: no delay for independent loads
-- Requires recovery and re-execution of load and dependents on misprediction
- Option 3: Predict the dependence of a load on an outstanding store
+ More accurate. Load store dependencies persist over time
-- Still requires recovery/re-execution on misprediction
- Alpha 21264 : Initially assume load independent, delay loads found to be dependent
- Moshovos et al., "Dynamic speculation and synchronization of data dependences," ISCA 1997.
- Chrysos and Emer, "Memory Dependence Prediction Using Store Sets," ISCA 1998.


## Memory Disambiguation (II)

- Chrysos and Emer, "Memory Dependence Prediction Using Store Sets," ISCA 1998.

- Predicting store-load dependencies important for performance
- Simple predictors (based on past history) can achieve most of the potential performance


## Data Forwarding Between Stores and Loads

- We cannot update memory out of program order
$\rightarrow$ Need to buffer all store and load instructions in instruction window
- Even if we know all addresses of past stores when we generate the address of a load, two questions still remain:

1. How do we check whether or not it is dependent on a store
2. How do we forward data to the load if it is dependent on a store

- Modern processors use a LQ (load queue) and an SQ for this
- Can be combined or separate between loads and stores
- A load searches the SQ after it computes its address. Why?
- A store searches the LQ after it computes its address. Why?


## Out-of-Order Completion of Memory Ops

- When a store instruction finishes execution, it writes its address and data in its reorder buffer entry
- When a later load instruction generates its address, it:
- searches the reorder buffer (or the SQ) with its address
- accesses memory with its address
- receives the value from the youngest older instruction that wrote to that address (either from ROB or memory)
- This is a complicated "search logic" implemented as a Content Addressable Memory
- Content is "memory address" (but also need size and age)
- Called store-to-load forwarding logic


## Store-Load Forwarding Complexity

- Content Addressable Search (based on Load Address)
- Range Search (based on Address and Size of both the Load and earlier Stores)
- Age-Based Search (for last written values)
- Load data can come from a combination of multiple places
- One or more stores in the Store Buffer (SQ)
- Memory/cache

Other Approaches to Concurrency (or Instruction Level Parallelism)

## Approaches to (Instruction-Level) Concurrency

- Pipelining
- Out-of-order execution
- Dataflow (at the ISA level)
- Superscalar Execution
- VLIW
- Fine-Grained Multithreading
- SIMD Processing (Vector and array processors, GPUs)
- Decoupled Access Execute
- Systolic Arrays


# Review: Data Flow: <br> Exploiting Irregular Parallelism 

## Data Flow Summary

- Availability of data determines order of execution
- A data flow node fires when its sources are ready
- Programs represented as data flow graphs (of nodes)
- Data Flow at the ISA level has not been (as) successful
- Data Flow implementations under the hood (while preserving sequential ISA semantics) have been very successful
- Out of order execution is the prime example


## Pure Data Flow Advantages/Disadvantages

- Advantages
- Very good at exploiting irregular parallelism
- Only real dependencies constrain processing
- More parallelism can be exposed than von Neumann model
- Disadvantages
- No precise state semantics
- Debugging very difficult
- Interrupt/exception handling is difficult (what is precise state semantics?)
- Too much parallelism? (Parallelism control needed)
- High bookkeeping overhead (tag matching, data storage)


## Approaches to (Instruction-Level) Concurrency

- Pipelining
- Out-of-order execution
- Dataflow (at the ISA level)
- Superscalar Execution
- VLIW
- Fine-Grained Multithreading
- SIMD Processing (Vector and array processors, GPUs)
- Decoupled Access Execute
- Systolic Arrays


## Superscalar Execution

## Superscalar Execution

- Idea: Fetch, decode, execute, retire multiple instructions per cycle
- N -wide superscalar $\rightarrow \mathrm{N}$ instructions per cycle
- Need to add the hardware resources for doing so
- Hardware performs the dependence checking between concurrently-fetched instructions
- Superscalar execution and out-of-order execution are orthogonal concepts
- Can have all four combinations of processors:
[in-order, out-of-order] x [scalar, superscalar]


## In-Order Superscalar Processor Example

- Multiple copies of datapath: Can issue multiple instructions at per cycle
- Dependencies make it tricky to issue multiple instructions at once


Here: Ideal IPC = 2

## In-Order Superscalar Performance Example



Actual IPC = 2 (6 instructions issued in 3 cycles)

## Superscalar Performance with Dependencies

```
lw $t0, 40($s0)
add $t1, $t0, $s1
sub $t0, $s2, $s3
and $t2, $s4, $t0
or $t3, $s5, $s6
sw $s7, 80($t3)
```



Actual IPC = 1.2 (6 instructions issued in 5 cycles)

## Superscalar Tradeoffs

- Advantages
- Higher IPC (instructions per cycle)
- Disadvantages
- Higher complexity for dependency checking
- Require checking within a pipeline stage
- Renaming becomes more complex in an OoO processor
- More hardware resources needed

