Design of Digital Circuits
Lecture 22b: Memory Hierarchy and Caches

Prof. Onur Mutlu
ETH Zurich
Spring 2019
16 May 2019
Readings for Today

- **Memory Hierarchy and Caches**

- **Required**
  - H&H Chapters 8.1-8.3
  - Refresh: P&P Chapter 3.5

- **Recommended**
  - An early cache paper by Maurice Wilkes
Recall: SRAM

Read Sequence
1. address decode
2. drive row select
3. selected bit-cells drive bitlines (entire row is read together)
4. differential sensing and column select (data is ready)
5. precharge all bitlines (for next read or write)

Access latency dominated by steps 2 and 3
Cycling time dominated by steps 2, 3 and 5
- step 2 proportional to $2^m$
- step 3 and 5 proportional to $2^n$
Recall: DRAM

A DRAM die comprises of multiple such arrays

Bits stored as charges on node capacitance (non-restorative)
- bit cell loses charge when read
- bit cell loses charge over time

Read Sequence
1~3 same as SRAM
4. a “flip-flopping” sense amp amplifies and regenerates the bitline, data bit is mux’ed out
5. precharge all bitlines

Destructive reads
Charge loss over time

Refresh: A DRAM controller must periodically read each row within the allowed refresh time (10s of ms) such that charge is restored
DRAM vs. SRAM

- **DRAM**
  - Slower access (capacitor)
  - Higher density (1T 1C cell)
  - Lower cost
  - Requires refresh (power, performance, circuitry)
  - Manufacturing requires putting capacitor and logic together

- **SRAM**
  - Faster access (no capacitor)
  - Lower density (6T cell)
  - Higher cost
  - No need for refresh
  - Manufacturing compatible with logic process (no capacitor)
The Memory Hierarchy
Memory in a Modern System

- CORE 0
- CORE 1
- CORE 2
- CORE 3
- L2 CACHE 0
- L2 CACHE 1
- L2 CACHE 2
- L2 CACHE 3
- SHARED L3 CACHE
- DRAM INTERFACE
- DRAM BANKS
- DRAM MEMORY CONTROLLER
Ideal Memory

- Zero access time (latency)
- Infinite capacity
- Zero cost
- Infinite bandwidth (to support multiple accesses in parallel)
The Problem

- Ideal memory’s requirements oppose each other
  
  - Bigger is slower
    - Bigger $\rightarrow$ Takes longer to determine the location
  
  - Faster is more expensive
    - Memory technology: SRAM vs. DRAM vs. Disk vs. Tape

- Higher bandwidth is more expensive
  - Need more banks, more ports, higher frequency, or faster technology
The Problem

- **Bigger is slower**
  - SRAM, 512 Bytes, sub-nanosec
  - SRAM, KByte~MByte, ~nanosec
  - DRAM, Gigabyte, ~50 nanosec
  - Hard Disk, Terabyte, ~10 millisec

- **Faster is more expensive (dollars and chip area)**
  - SRAM, < 10$ per Megabyte
  - DRAM, < 1$ per Megabyte
  - Hard Disk < 1$ per Gigabyte
  - These sample values (circa ~2011) scale with time

- **Other technologies have their place as well**
  - Flash memory (mature), PC-RAM, MRAM, RRAM (not mature yet)
Why Memory Hierarchy?

- We want both fast and large

- But we cannot achieve both with a single level of memory

- Idea: Have multiple levels of storage (progressively bigger and slower as the levels are farther from the processor) and ensure most of the data the processor needs is kept in the fast(er) level(s)
The Memory Hierarchy

With good locality of reference, memory appears as fast as and as large as.

move what you use here

backup everything here

big but slow
Memory Hierarchy

- Fundamental tradeoff
  - Fast memory: small
  - Large memory: slow
- Idea: Memory hierarchy

- Latency, cost, size, bandwidth

Diagram:
- CPU
- RF
- Cache
- Main Memory (DRAM)
- Hard Disk
Locality

- One’s recent past is a very good predictor of his/her near future.

- **Temporal Locality**: If you just did something, it is very likely that you will do the same thing again soon
  - since you are here today, there is a good chance you will be here again and again regularly

- **Spatial Locality**: If you did something, it is very likely you will do something similar/related (in space)
  - every time I find you in this room, you are probably sitting close to the same people
Memory Locality

- A “typical” program has a lot of locality in memory references
  - typical programs are composed of “loops”

- **Temporal**: A program tends to reference the same memory location many times and all within a small window of time

- **Spatial**: A program tends to reference a cluster of memory locations at a time
  - most notable examples:
    - 1. instruction memory references
    - 2. array/data structure references
Caching Basics: Exploit Temporal Locality

- **Idea:** Store recently accessed data in automatically managed fast memory (called cache)
- **Anticipation:** the data will be accessed again soon

- **Temporal locality** principle
  - Recently accessed data will be again accessed in the near future
  - This is what Maurice Wilkes had in mind:
    - “The use is discussed of a fast core memory of, say 32000 words as a slave to a slower core memory of, say, one million words in such a way that in practical cases the effective access time is nearer that of the fast memory than that of the slow memory.”
Caching Basics: Exploit Spatial Locality

- **Idea:** Store addresses adjacent to the recently accessed one in automatically managed fast memory
  - Logically divide memory into equal size blocks
  - Fetch to cache the accessed block in its entirety
- **Anticipation:** nearby data will be accessed soon

- **Spatial locality** principle
  - Nearby data in memory will be accessed in the near future
    - E.g., sequential instruction access, array traversal
  - This is what IBM 360/85 implemented
    - 16 Kbyte cache with 64 byte blocks
The Bookshelf Analogy

- Book in your hand
- Desk
- Bookshelf
- Boxes at home
- Boxes in storage

- Recently-used books tend to stay on desk
  - Comp Arch books, books for classes you are currently taking
  - Until the desk gets full
- Adjacent books in the shelf needed around the same time
  - If I have organized/categorized my books well in the shelf
Caching in a Pipelined Design

- The cache needs to be tightly integrated into the pipeline
  - Ideally, access in 1-cycle so that load-dependent operations do not stall
- High frequency pipeline → Cannot make the cache large
  - But, we want a large cache AND a pipelined design
- Idea: Cache hierarchy

![Cache Hierarchy Diagram]
A Note on Manual vs. Automatic Management

- **Manual:** Programmer manages data movement across levels
  -- too painful for programmers on substantial programs
  - “core” vs “drum” memory in the 50’s
  - still done in some embedded processors (on-chip scratch pad SRAM in lieu of a cache) and GPUs (called “shared memory”)

- **Automatic:** Hardware manages data movement across levels, transparently to the programmer
  ++ programmer’s life is easier
  - the average programmer doesn’t need to know about it
    - You don’t need to know how big the cache is and how it works to write a “correct” program! (What if you want a “fast” program?)
Automatic Management in Memory Hierarchy


Slave Memories and Dynamic Storage Allocation
M. V. WILKES

Summary

The use is discussed of a fast core memory of, say, 32,000 words as a slave to a slower core memory of, say, one million words in such a way that in practical cases the effective access time is nearer that of the fast memory than that of the slow memory.

“By a slave memory I mean one which automatically accumulates to itself words that come from a slower main memory, and keeps them available for subsequent use without it being necessary for the penalty of main memory access to be incurred again.”
Historical Aside: Other Cache Papers

  - http://dl.acm.org/citation.cfm?id=366800

A Modern Memory Hierarchy

- **Register File**: 32 words, sub-nsec
- **L1 cache**: ~32 KB, ~nsec
- **L2 cache**: 512 KB ~ 1MB, many nsec
- **L3 cache**: ..... 
- **Main memory (DRAM)**, GB, ~100 nsec
- **Swap Disk**: 100 GB, ~10 msec

Memory Abstraction

- Manual/compiler register spilling
- Automatic HW cache management
- Automatic demand paging
Hierarchical Latency Analysis

- For a given memory hierarchy level $i$, it has a technology-intrinsic access time of $t_i$. The perceived access time $T_i$ is longer than $t_i$.

- Except for the outer-most hierarchy, when looking for a given address there is
  - a chance (hit-rate $h_i$) you “hit” and access time is $t_i$
  - a chance (miss-rate $m_i$) you “miss” and access time $t_i + T_{i+1}$
  - $h_i + m_i = 1$

- Thus
  \[ T_i = h_i \cdot t_i + m_i \cdot (t_i + T_{i+1}) \]
  \[ T_i = t_i + m_i \cdot T_{i+1} \]

$h_i$ and $m_i$ are defined to be the hit-rate and miss-rate of just the references that missed at $L_{i-1}$.
Hierarchy Design Considerations

- Recursive latency equation
  \[ T_i = t_i + m_i \cdot T_{i+1} \]
- The goal: achieve desired \( T_1 \) within allowed cost
- \( T_i \approx t_i \) is desirable

- Keep \( m_i \) low
  - increasing capacity \( C_i \) lowers \( m_i \), but beware of increasing \( t_i \)
  - lower \( m_i \) by smarter cache management (replacement::anticipate what you don’t need, prefetching::anticipate what you will need)

- Keep \( T_{i+1} \) low
  - faster lower hierarchies, but beware of increasing cost
  - introduce intermediate hierarchies as a compromise
Intel Pentium 4 Example

- 90nm P4, 3.6 GHz
- L1 D-cache
  - $C_1 = 16K$
  - $t_1 = 4$ cyc int / 9 cycle fp
- L2 D-cache
  - $C_2 = 1024$ KB
  - $t_2 = 18$ cyc int / 18 cyc fp
- Main memory
  - $t_3 = \sim 50$ns or 180 cyc
- Notice
  - best case latency is not 1
  - worst case access latencies are into 500+ cycles

if $m_1=0.1$, $m_2=0.1$
$T_1=7.6$, $T_2=36$

if $m_1=0.01$, $m_2=0.01$
$T_1=4.2$, $T_2=19.8$

if $m_1=0.05$, $m_2=0.01$
$T_1=5.00$, $T_2=19.8$

if $m_1=0.01$, $m_2=0.50$
$T_1=5.08$, $T_2=108$
Cache Basics and Operation
Cache

Generically, any structure that “memoizes” frequently used results to avoid repeating the long-latency operations required to reproduce the results from scratch, e.g. a web cache.

Most commonly in the processor design context: an automatically-managed memory structure based on SRAM
- memoize in SRAM the most frequently accessed DRAM memory locations to avoid repeatedly paying for the DRAM access latency.
Caching Basics

- **Block (line):** Unit of storage in the cache
  - Memory is logically divided into cache blocks that map to locations in the cache

- **On a reference:**
  - **HIT:** If in cache, use cached data instead of accessing memory
  - **MISS:** If not in cache, bring block into cache
    - Maybe have to kick something else out to do it

- **Some important cache design decisions**
  - **Placement:** where and how to place/find a block in cache?
  - **Replacement:** what data to remove to make room in cache?
  - **Granularity of management:** large or small blocks? Subblocks?
  - **Write policy:** what do we do about writes?
  - **Instructions/data:** do we treat them separately?
Cache Abstraction and Metrics

- Cache hit rate = (# hits) / (# hits + # misses) = (# hits) / (# accesses)
- Average memory access time (AMAT)
  = (hit-rate * hit-latency) + (miss-rate * miss-latency)
- Aside: *Is reducing AMAT always beneficial for performance?*

---

![Diagram of cache abstraction]

- Address
  - Tag Store: (is the address in the cache? + bookkeeping)
  - Hit/miss?
- Data Store: (stores memory blocks)
- Data
A Basic Hardware Cache Design

- We will start with a basic hardware cache design

- Then, we will examine a multitude of ideas to make it better
Blocks and Addressing the Cache

- Memory is logically divided into fixed-size blocks

- Each block maps to a location in the cache, determined by the **index bits** in the address
  - used to index into the tag and data stores

- Cache access:
  1) index into the tag and data stores with index bits in address
  2) check valid bit in tag store
  3) compare tag bits in address with the stored tag in tag store

- If a block is in the cache (cache hit), **the stored tag should be valid and match the tag of the block**
Direct-Mapped Cache: Placement and Access

- Assume byte-addressable memory: 256 bytes, 8-byte blocks → 32 blocks
- Assume cache: 64 bytes, 8 blocks
  - Direct-mapped: A block can go to only one location
  - Addresses with same index contend for the same location
    - Cause conflict misses
Direct-Mapped Caches

- **Direct-mapped cache**: Two blocks in memory that map to the same index in the cache cannot be present in the cache at the same time
  - One index → one entry

- Can lead to 0% hit rate if more than one block accessed in an interleaved manner map to the same index
  - Assume addresses A and B have the same index bits but different tag bits
  - A, B, A, B, A, B, A, B, ... → conflict in the cache index
  - All accesses are **conflict misses**
Set Associativity

- Addresses 0 and 8 always conflict in direct mapped cache
- Instead of having one column of 8, have 2 columns of 4 blocks

Key idea: Associative memory within the set
+ Accommodates conflicts better (fewer conflict misses)
-- More complex, slower access, larger tag store
Higher Associativity

- 4-way

+ Likelihood of conflict misses even lower

-- More tag comparators and wider data mux; larger tags
Full Associativity

- Fully associative cache
  - A block can be placed in any cache location

Tag store

Data store

MUX

byte in block
Associativity (and Tradeoffs)

- **Degree of associativity**: How many blocks can map to the same index (or set)?

- Higher associativity
  + ++ Higher hit rate
  -- Slower cache access time (hit latency and data access latency)
  -- More expensive hardware (more comparators)

- Diminishing returns from higher associativity
Issues in Set-Associative Caches

- Think of each block in a set having a “priority”
  - Indicating how important it is to keep the block in the cache

- Key issue: How do you determine/adjust block priorities?

- There are three key decisions in a set:
  - Insertion, promotion, eviction (replacement)

- Insertion: What happens to priorities on a cache fill?
  - Where to insert the incoming block, whether or not to insert the block

- Promotion: What happens to priorities on a cache hit?
  - Whether and how to change block priority

- Eviction/replacement: What happens to priorities on a cache miss?
  - Which block to evict and how to adjust priorities
Eviction/Replacement Policy

- Which block in the set to replace on a cache miss?
  - Any invalid block first
  - If all are valid, consult the replacement policy
    - Random
    - FIFO
    - Least recently used (how to implement?)
    - Not most recently used
    - Least frequently used?
    - Least costly to re-fetch?
      - Why would memory accesses have different cost?
- Hybrid replacement policies
- Optimal replacement policy?
Implementing LRU

- Idea: Evict the least recently accessed block
- Problem: Need to keep track of access ordering of blocks

**Question:** 2-way set associative cache:
- What do you need to implement LRU perfectly?

**Question:** 4-way set associative cache:
- What do you need to implement LRU perfectly?
- How many different orderings possible for the 4 blocks in the set?
- How many bits needed to encode the LRU order of a block?
- What is the logic needed to determine the LRU victim?
Approximations of LRU

Most modern processors do not implement “true LRU” (also called “perfect LRU”) in highly-associative caches.

Why?
- True LRU is complex
- LRU is an approximation to predict locality anyway (i.e., not the best possible cache management policy)

Examples:
- Not MRU (not most recently used)
- Hierarchical LRU: divide the N-way set into M “groups”, track the MRU group and the MRU way in each group
- Victim-NextVictim Replacement: Only keep track of the victim and the next victim
Cache Replacement Policy: LRU or Random

- LRU vs. Random: Which one is better?
  - Example: 4-way cache, cyclic references to A, B, C, D, E
    - 0% hit rate with LRU policy

- Set thrashing: When the “program working set” in a set is larger than set associativity
  - Random replacement policy is better when thrashing occurs

- In practice:
  - Depends on workload
  - Average hit rate of LRU and Random are similar

- Best of both Worlds: Hybrid of LRU and Random
  - How to choose between the two? Set sampling
What Is the Optimal Replacement Policy?

- Belady’ s OPT
  - Replace the block that is going to be referenced furthest in the future by the program
  - How do we implement this? Simulate?

- Is this optimal for minimizing miss rate?
- Is this optimal for minimizing execution time?
  - No. Cache miss latency/cost varies from block to block!
  - Two reasons: Remote vs. local caches and miss overlapping
**Key observation:** Some misses more costly than others as their latency is exposed as stall time. Reducing miss rate is not always good for performance. Cache replacement should take into account MLP of misses.

Design of Digital Circuits
Lecture 22b: Memory Hierarchy and Caches

Prof. Onur Mutlu
ETH Zurich
Spring 2019
16 May 2019