

Digital Design & Computer Arch.

Lecture 11: Microarchitecture Fundamentals II

Prof. Onur Mutlu

ETH Zürich

Spring 2021

15 April 2021

Readings

■ Last time and today

- Introduction to microarchitecture and single-cycle microarchitecture
 - H&H, Chapter 7.1-7.3
 - P&P, Appendices A and C
- Multi-cycle microarchitecture
 - H&H, Chapter 7.4
 - P&P, Appendices A and C

■ Tomorrow and next week

- Pipelining
 - H&H, Chapter 7.5
- Pipelining Issues
 - H&H, Chapter 7.8.1-7.8.3


Agenda for Today & Next Few Lectures

- Instruction Set Architectures (ISA): LC-3 and MIPS
- Assembly programming: LC-3 and MIPS
- Microarchitecture (principles & single-cycle uarch)
- Multi-cycle microarchitecture
- Pipelining
- Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, ...
- Out-of-Order Execution


Recall: A Very Basic Instruction Processing Engine

- Each instruction takes a single clock cycle to execute
- Only combinational logic is used to implement instruction execution
 - *No intermediate, programmer-invisible state updates*

AS = Architectural (programmer visible) state
at the beginning of a clock cycle




Process instruction in one clock cycle



AS' = Architectural (programmer visible) state
at the end of a clock cycle

Recall: The Instruction Processing “Cycle”



Instruction Processing “Cycle” vs. Machine Clock Cycle

- **Single-cycle machine:**


- All six phases of the instruction processing cycle take a *single machine clock cycle* to complete

- **Multi-cycle machine:**

- All six phases of the instruction processing cycle can take *multiple machine clock cycles* to complete
- In fact, **each phase can take multiple clock cycles to complete**

Recall: Single-Cycle Machine

- Single-cycle machine




Recall: Datapath and Control Logic

- An instruction processing engine consists of two components
 - **Datapath**: Consists of hardware elements that deal with and transform data signals
 - **functional units** that operate on data
 - **hardware structures** (e.g., wires, muxes, decoders, tri-state bufs) that enable the flow of data into the functional units and registers
 - **storage units** that store data (e.g., registers)
 - **Control logic**: Consists of hardware elements that determine control signals, i.e., signals that specify what the datapath elements should do to the data

Single-Cycle Datapath for *Arithmetic and Logical Instructions*

Datapath for R- and I-Type ALU Insts.



IF	ID	EX	MEM	WB
----	----	----	-----	----

if MEM[PC] == ADDI rt rs immediate

$GPR[rt] \leftarrow GPR[rs] + \text{sign-extend}(\text{immediate})$


$PC \leftarrow PC + 4$



Combinational
state update logic

Single-Cycle Datapath for *Data Movement Instructions*

Datapath for Non-Control-Flow Insts.




Single-Cycle Datapath for *Control Flow Instructions*

Jump Instruction

- Unconditional branch or jump

j target




J-Type

- 2 = opcode
- immediate (target) = target address

- Semantics

if $\text{MEM}[\text{PC}] == j \text{ immediate}_{26}$
 $\text{target} = \{ \text{PC} + [\text{31:28}], \text{immediate}_{26}, 2' \text{ b00} \}$
 $\text{PC} \leftarrow \text{target}$

Unconditional Jump Datapath



if MEM[PC]==J immediate26
 PC = { PC[31:28], immediate26, 2' b00 }

What about JR, JAL, JALR?

Other Jumps in MIPS

- ❑ jal: jump and link (function calls)

- Semantics

- if $\text{MEM}[\text{PC}] == \text{jal immediate}_{26}$

- $\$ra \leftarrow \text{PC} + 4$

- $\text{target} = \{ \text{PC}^\dagger[31:28], \text{immediate}_{26}, 2'b00 \}$

- $\text{PC} \leftarrow \text{target}$

- ❑ jr: jump register

- Semantics

- if $\text{MEM}[\text{PC}] == \text{jr rs}$

- $\text{PC} \leftarrow \text{GPR}(\text{rs})$

- ❑ jalr: jump and link register

- Semantics

- if $\text{MEM}[\text{PC}] == \text{jalr rs}$

- $\$ra \leftarrow \text{PC} + 4$

- $\text{PC} \leftarrow \text{GPR}(\text{rs})$

[†] This is the incremented PC

Aside: MIPS Cheat Sheet

■ https://safari.ethz.ch/digitaltechnik/spring2021/lib/exe/fetch.php?media=mips_reference_data.pdf

■ On the course website

MIPS Reference Data

CORE INSTRUCTION SET				OPCODE
NAME, MNEMONIC	FOR- M	MAT	OPERATION (in Verilog)	
Add	add	R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 _{hex}
Add Immediate	addi	I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 _{hex}
Add Imm. Unsigned	addui	I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 _{hex}
Add Unsigned	addu	R	$R[rd] = R[rs] + R[rt]$	0/21 _{hex}
And	and	R	$R[rd] = R[rs] \& R[rt]$	0/24 _{hex}
And Immediate	andi	I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) 0 _{hex}
Branch On Equal	breq	I	$\text{if}(R[rs] == R[rt])$ PC ← PC + 4 + BranchAddr	(4) 4 _{hex}
Branch On Not Equal	bne	I	$\text{if}(R[rs] \neq R[rt])$ PC ← PC + 4 + BranchAddr	(4) 5 _{hex}
Jump	j	I	PC ← JumpAddr	(5) 2 _{hex}
Jump And Link	jal	I	$R[31] \leftarrow \text{PC}; \text{PC} \leftarrow \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr	R	PC ← R[rs]	0/08 _{hex}
Load Byte Unsigned	lbu	I	$R[rt] = (24'b0, M[R[rs]])$ ZeroExtImm(7:0)	(2) 24 _{hex}
Load Halfword Unsigned	lhu	I	$R[rt] = (16'b0, M[R[rs]])$ ZeroExtImm(15:0)	(2) 25 _{hex}
Load Linked	ll	I	$R[rt] = M[R[rs]]$ ZeroExtImm(15:0)	(2,7) 30 _{hex}
Load Upper Imm.	lui	I	$R[rt] = (\text{imm}, 16'b0)$	6 _{hex}
Load Word	lw	I	$R[rt] = M[R[rs]]$ ZeroExtImm(15:0)	(2) 23 _{hex}
Nor	nor	R	$R[rd] = \sim(R[rs]) \& \sim(R[rt])$	0/27 _{hex}
Or	or	R	$R[rd] = R[rs] R[rt]$	0/25 _{hex}
Or Immediate	ori	I	$R[rt] = R[rs] \text{ZeroExtImm}$	(3) 0 _{hex}
Set Less Than	slt	I	$R[rt] = R[rs] < R[rt] ? 1 : 0$	0/28 _{hex}
Set Less Than Imm.	slti	I	$R[rt] = R[rs] < \text{SignExtImm} ? 1 : 0$	(2) 8 _{hex}
Set Less Than Imm. Unsigned	sltiu	I	$R[rt] = R[rs] < \text{SignExtImm} ? 1 : 0$	(2,6) 0 _{hex}
Set Less Than Unsig.	sltu	I	$R[rt] = R[rs] < R[rt] ? 1 : 0$	(6) 0/28 _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rs] \ll \text{shamt}$	0/00 _{hex}
Shift Right Logical	srl	R	$R[rd] = R[rs] \gg \text{shamt}$	0/02 _{hex}
Store Byte	sb	I	$M[R[rs]] = R[rt] \ll 24$ ZeroExtImm(7:0)	(2) 28 _{hex}
Store Conditional	sco	I	$M[R[rs]] = R[rt] \ll 24$ ZeroExtImm(7:0)	(2,7) 38 _{hex}
Store Halfword	sh	I	$M[R[rs]] = R[rt] \ll 16$ ZeroExtImm(15:0)	(2) 29 _{hex}
Store Word	sw	I	$M[R[rs]] = R[rt] \ll 0$ ZeroExtImm(15:0)	(2) 26 _{hex}
Subtract	sub	R	$R[rd] = R[rs] - R[rt]$	(1) 0/22 _{hex}
Subtract Unsigned	subu	R	$R[rd] = R[rs] - R[rt]$	0/23 _{hex}

BASIC INSTRUCTION FORMATS							
R	opcode		rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5	
I	opcode		rs	rt	immediate		
	31	26 25	21 20	16 15			
J	opcode		address				
	31	26 25	21 20	16 15			

ARITHMETIC CORE INSTRUCTION SET			
NAME, MNEMONIC	FOR- M	MAT	OPERATION
Branch On PP True	bolt	I	$\text{if}(\text{PP}) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAddr}$
Branch On PP False	boltf	I	$\text{if}(\neg \text{PP}) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAddr}$
Divide	div	R	$R[Lo] = R[rs] / R[rt]; R[Hi] = R[rs] \% R[rt]$
Divide Unsigned	divu	R	$R[Lo] = R[rs] / R[rt]; R[Hi] = R[rs] \% R[rt]$
FP Add Single	add.s	R	$F[R[rd]] = F[R[rs]] + F[R[rt]]$
FP Add Double	add.d	R	$F[R[rd]] = F[R[rs]] + F[R[rt]]$
FP Compare Single	cvt.s	R	$\text{FPCond} = (F[R[rs]] \text{ op } F[R[rt]]) ? 1 : 0$
FP Compare Double	cvt.d	R	$\text{FPCond} = (F[R[rs]] \text{ op } F[R[rt]]) ? 1 : 0$
FP Divide Single	div.s	R	$F[R[rd]] = F[R[rs]] / F[R[rt]]$
FP Divide Double	div.d	R	$F[R[rd]] = F[R[rs]] / F[R[rt]]$
FP Multiply Single	mul.s	R	$F[R[rd]] = F[R[rs]] * F[R[rt]]$
FP Multiply Double	mul.d	R	$F[R[rd]] = F[R[rs]] * F[R[rt]]$
FP Subtract Single	sub.s	R	$F[R[rd]] = F[R[rs]] - F[R[rt]]$
FP Subtract Double	sub.d	R	$F[R[rd]] = F[R[rs]] - F[R[rt]]$
Load FP Single	lwc1	I	$F[R[rd]] = M[R[rs]]$
Load FP Double	lwc2	I	$F[R[rd]] = M[R[rs]]$
Move From Hi	mfc1	R	$R[rd] = F[R[rs]]$
Move From Lo	mfc2	R	$R[rd] = F[R[rs]]$
Move From Control	mfc0	R	$R[rd] = CR[rs]$
Multiply	mult	R	$R[Lo] = R[rs] * R[rt]; R[Hi] = R[rs] \% R[rt]$
Multiply Unsigned	multu	R	$R[Lo] = R[rs] * R[rt]; R[Hi] = R[rs] \% R[rt]$
Shift Right Arith.	sra	R	$R[rd] = R[rs] \gg \text{shamt}$
Shift Right Logical	srl	R	$R[rd] = R[rs] \gg \text{shamt}$
Store FP Single	swc1	I	$M[R[rs]] = F[R[rt]]$
Store FP Double	swc2	I	$M[R[rs]] = F[R[rt]]$

FLOATING-POINT INSTRUCTION FORMATS			
FR	opcode	rs	rt
FI	opcode	rs	rd

REGISTER NAME, NUMBER, USE, CALL CONVENTION			
NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at		Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t0-\$t7	24-25	Temporaries	No
\$t0-\$t1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes


REGISTER NAME, NUMBER, USE, CALL CONVENTION			
NAME	NUMBER	USE	PRESERVED ACROSS
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$k0-\$k7	24-31	Temporaries	No
\$t0-\$t7	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCODES, BASE CONVERSION, ASCII SYMBOLS			
MIPS (1)	MIPS (2)	Hex-ASCII	Char-ASCII
opcode	func	dec	act
(31:26)	(5:0)	(5:0)	(5:0)
(1) all	add	000000	0 NUL
(2) all	sub	000010	1 SOH
(3) all	mul	000020	2 STX
(4) all	div	000030	3 ETX
(5) all	neg	000040	4 EOT
(6) all	negv	000050	5 ENQ
(7) all	negv	000060	6 ACK
(8) all	negv	000070	7 BEL
(9) all	negv	000080	8 BS
(10) all	negv	000090	9 HT
(11) all	negv	000100	10 LF
(12) all	negv	000110	11 VT
(13) all	negv	000120	12 FF
(14) all	negv	000130	13 CR
(15) all	negv	000140	14 SO
(16) all	negv	000150	15 SI
(17) all	negv	000160	16 DLE
(18) all	negv	000170	17 DC1
(19) all	negv	000180	18 DC2
(20) all	negv	000190	19 DC3
(21) all	negv	000200	20 SPACE
(22) all	negv	000210	21 NAK
(23) all	negv	000220	22 SYN
(24) all	negv	000230	23 ETB
(25) all	negv	000240	24 CAN
(26) all	negv	000250	25 EM
(27) all	negv	000260	26 SUB
(28) all	negv	000270	27 ESC
(29) all	negv	000280	28 FS
(30) all	negv	000290	29 GS
(31) all	negv	000300	30 RS
(32) all	negv	000310	31 US
(33) all	negv	000320	32 SP
(34) all	negv	000330	33 DEL
(35) all	negv	000340	34 BELL
(36) all	negv	000350	35 NBS
(37) all	negv	000360	36 SH
(38) all	negv	000370	37 HT
(39) all	negv	000380	38 LF
(40) all	negv	000390	39 VT
(41) all	negv	000400	40 FF
(42) all	negv	000410	41 CR
(43) all	negv	000420	42 SO
(44) all	negv	000430	43 SI
(45) all	negv	000440	44 DLE
(46) all	negv	000450	45 DC1
(47) all	negv	000460	46 DC2
(48) all	negv	000470	47 DC3
(49) all	negv	000480	48 SPACE
(50) all	negv	000490	49 NAK
(51) all	negv	000500	50 SYN
(52) all	negv	000510	51 ETB
(53) all	negv	000520	52 CAN
(54) all	negv	000530	53 EM
(55) all	negv	000540	54 SUB
(56) all	negv	000550	55 ESC
(57) all	negv	000560	56 FS
(58) all	negv	000570	57 GS
(59) all	negv	000580	58 RS
(60) all	negv	000590	59 US
(61) all	negv	000600	60 SP
(62) all	negv	000610	61 DEL
(63) all	negv	000620	62 BELL
(64) all	negv	000630	63 NBS
(65) all	negv	000640	64 SH
(66) all	negv	000650	65 HT
(67) all	negv	000660	66 LF
(68) all	negv	000670	67 VT
(69) all	negv	000680	68 FF
(70) all	negv	000690	69 CR
(71) all	negv	000700	70 SO
(72) all	negv	000710	71 SI
(73) all	negv	000720	72 DLE
(74) all	negv	000730	73 DC1
(75) all	negv	000740	74 DC2
(76) all	negv	000750	75 DC3
(77) all	negv	000760	76 SPACE
(78) all	negv	000770	77 NAK
(79) all	negv	000780	78 SYN
(80) all	negv	000790	79 ETB
(81) all	negv	000800	80 CAN
(82) all	negv	000810	81 EM
(83) all	negv	000820	82 SUB
(84) all	negv	000830	83 ESC
(85) all	negv	000840	84 FS
(86) all	negv	000850	85 GS
(87) all	negv	000860	86 RS
(88) all	negv	000870	87 US
(89) all	negv	000880	88 SP
(90) all	negv	000890	89 DEL
(91) all	negv	000900	90 BELL
(92) all	negv	000910	91 NBS
(93) all	negv	000920	92 SH
(94) all	negv	000930	93 HT
(95) all	negv	000940	94 LF
(96) all	negv	000950	95 VT
(97) all	negv	000960	96 FF
(98) all	negv	000970	97 CR
(99) all	negv	000980	98 SO
(100) all	negv	000990	99 SI
(101) all	negv	001000	100 DLE
(102) all	negv	001010	101 DC1
(103) all	negv	001020	102 DC2
(104) all	negv	001030	103 DC3
(105) all	negv	001040	104 SPACE
(106) all	negv	001050	105 NAK
(107) all	negv	001060	106 SYN
(108) all	negv	001070	107 ETB
(109) all	negv	001080	108 CAN
(110) all	negv	001090	109 EM
(111) all	negv	001100	110 SUB
(112) all	negv	001110	111 ESC
(113) all	negv	001120	112 FS
(114) all	negv	001130	113 GS
(115) all	negv	001140	114 RS
(116) all	negv	001150	115 US
(117) all	negv	001160	116 SP
(118) all	negv	001170	117 DEL
(119) all	negv	001180	118 BELL
(120) all	negv	001190	119 NBS
(121) all	negv	001200	120 SH
(122) all	negv	001210	121 HT
(123) all	negv	001220	122 LF
(124) all	negv	001230	123 VT
(125) all	negv	001240	124 FF
(126) all	negv	001250	125 CR
(127) all	negv	001260	126 SO
(128) all	negv	001270	127 SI
(129) all	negv	001280	128 DLE
(130) all	negv	001290	129 DC1
(131) all	negv	001300	130 DC2
(132) all	negv	001310	131 DC3
(133) all	negv	001320	132 SPACE
(134) all	negv	001330	133 NAK
(135) all	negv	001340	134 SYN
(136) all	negv	001350	135 ETB
(137) all	negv	001360	136 CAN
(138) all	negv	001370	137 EM
(139) all	negv	001380	138 SUB
(140) all	negv	001390	139 ESC
(141) all	negv	001400	140 FS
(142) all	negv	001410	141 GS
(143) all	negv	001420	142 RS
(144) all	negv	001430	143 US
(145) all	negv	001440	144 SP
(146) all	negv	001450	145 DEL
(147) all	negv	001460	146 BELL
(148) all	negv	001470	147 NBS
(149) all	negv	001480	148 SH
(150) all	negv	001490	149 HT
(151) all	negv	001500	150 LF
(152) all	negv	001510	151 VT
(153) all	negv	001520	152 FF
(154) all	negv	001530	153 CR
(155) all	negv	001540	154 SO
(156) all	negv	001550	155 SI
(157) all	negv	001560	156 DLE
(158) all	negv	001570	157 DC1
(159) all	negv	001580	158 DC2
(160) all	negv	001590	159 DC3
(161) all	negv	001600	160 SPACE
(162) all	negv	001610	161 NAK
(163) all	negv	001620	162 SYN
(164) all	negv	001630	163 ETB
(165) all	negv	001640	164 CAN
(166) all	negv	001650	165 EM
(167) all	negv	001660	166 SUB
(168) all	negv	001670	167 ESC
(169) all	negv	001680	168 FS
(170) all	negv	001690	169 GS
(171) all	negv	001700	170 RS
(172) all	negv	001710	171 US
(173) all	negv	001720	172 SP
(174) all	negv	001730	173 DEL
(175) all	negv	001740	174 BELL
(176) all	negv	001750	175 NBS
(177) all	negv	001760	176 SH
(178) all	negv	001770	177 HT
(179) all	negv	001780	178 LF
(180) all	negv	001790	179 VT
(181) all	negv	001800	180 FF

Conditional Branch Instructions

■ beq (Branch if Equal)

```
beq  $s0, $s1, offset  # $s0=rs, $s1=rt
```



I-Type


■ Semantics (assuming no branch delay slot)

if $\text{MEM}[\text{PC}] == \text{beq } rs \text{ } rt \text{ } \text{immediate}_{16}$
 $\text{target} = \text{PC}^{\dagger} + \text{sign-extend}(\text{immediate}) \times 4$
 if $\text{GPR}[rs] == \text{GPR}[rt]$ then $\text{PC} \leftarrow \text{target}$
 else $\text{PC} \leftarrow \text{PC} + 4$

□ Variations: beq, bne, blez, bgtz


[†] This is the incremented PC

Conditional Branch Datapath (for you to finish)



How to uphold the delayed branch semantics?


Putting It All Together




Single-Cycle Control Logic

Single-Cycle Hardwired Control


- As combinational function of **Inst=MEM[PC]**



R-Type




I-Type



J-Type

- Consider
 - ❑ All R-type and I-type **ALU** instructions
 - ❑ **lw** and **sw**
 - ❑ **beq, bne, blez, bgtz**
 - ❑ **j, jr, jal, jalr**

Generate Control Signals (in Orange Color)




Single-Bit Control Signals (I)

	When De-asserted	When asserted	Equation
RegDest	GPR write select according to rt , i.e., inst[20:16]	GPR write select according to rd , i.e., inst[15:11]	opcode ==0
ALUSrc	2 nd ALU input from 2 nd GPR read port	2 nd ALU input from sign-extended 16-bit immediate	(opcode !=0) && (opcode !=BEQ) && (opcode !=BNE)
MemtoReg	Steer ALU result to GPR write port	steer memory load to GPR write port	opcode ==LW
RegWrite	GPR write disabled	GPR write enabled	(opcode !=SW) && (opcode !=Bxx) && (opcode !=J) && (opcode !=JR))

Single-Bit Control Signals (II)


	When De-asserted	When asserted	Equation
MemRead	Memory read disabled	Memory read port return load value	$\text{opcode} == \text{LW}$
MemWrite	Memory write disabled	Memory write enabled	$\text{opcode} == \text{SW}$
PCSrc ₁	According to PCSrc ₂	next PC is based on 26-bit immediate jump target	$(\text{opcode} == \text{J}) \mid \mid (\text{opcode} == \text{JAL})$
PCSrc ₂	next PC = PC + 4	next PC is based on 16-bit immediate branch target	$(\text{opcode} == \text{Bxx}) \ \&\& \text{“bcond is satisfied”}$


R-Type ALU




**Based on original figure from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

I-Type ALU









Branch (Not Taken)

Some control signals are dependent on the processing of data




Branch (Taken)

Some control signals are dependent on the processing of data



**Based on original figure from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]


Jump



What is in That Control Box?

- Combinational Logic → **Hardwired Control**
 - Idea: Control signals generated combinatorially based on bits in instruction encoding
- Sequential Logic → **Sequential Control**
 - Idea: A memory structure contains the control signals associated with an instruction
 - Called **Control Store**
- **Both types of control structure can be used in single-cycle processors**
 - Choice depends on latency of each structure + how much on the critical path control signal generation is, etc.


Review: Complete Single-Cycle Processor



Another Single-Cycle MIPS Processor (from H&H)


See backup slides to reinforce the concepts we have covered.
They are to complement your reading:
H&H, Chapter 7.1-7.3, 7.6

Another Complete Single-Cycle Processor



Example: Single-Cycle Datapath: lw fetch

■ **STEP 1:** Fetch instruction




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type



Single-Cycle Datapath: lw register read

- **STEP 2:** Read source operands from register file




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw immediate

■ STEP 3: Sign-extend the immediate




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw address

■ **STEP 4:** Compute the memory address




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw memory read

■ **STEP 5:** Read from memory and write back to register file




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw PC increment

■ STEP 6: Determine address of next instruction



`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type


op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Similarly, We Need to Design the Control Unit

- **Control signals** are generated by the decoder in control unit

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
addi	001000	1	0	1	0	0	0	00	0
j	000010	0	X	X	X	0	X	XX	1


Another Complete Single-Cycle Processor (H&H)



Your Reading Assignment

- Please read the Lecture Slides & the Backup Slides
- Please do your readings from the H&H Book
 - H&H, Chapter 7.1-7.3, 7.6

Single-Cycle Uarch II (In Your Readings)



Evaluating the Single-Cycle Microarchitecture

A Single-Cycle Microarchitecture

- Is *this* a good idea/design?
- When is this a good design?
- When is this a bad design?
- How can we design a better microarchitecture?

Performance Analysis Basics

Recall: Performance Analysis Basics

- Execution time of a single instruction
 - **{CPI} x {clock cycle time}**
 - CPI: Number of cycles it takes to execute an instruction
- Execution time of an entire program
 - Sum over all instructions [**{CPI} x {clock cycle time}**]
 - **{# of instructions} x {Average CPI} x {clock cycle time}**

Processor Performance

- **How fast is my program?**
 - Every program consists of a series of instructions
 - Each instruction needs to be executed

Processor Performance

■ How fast is my program?

- Every program consists of a series of instructions
- Each instruction needs to be executed

■ How fast are my instructions?

- Instructions are realized on the hardware
- Each instruction can take one or more clock cycles to complete
- *Cycles per Instruction = CPI*

Processor Performance

■ How fast is my program?

- Every program consists of a series of instructions
- Each instruction needs to be executed.

■ How fast are my instructions?

- Instructions are realized on the hardware
- Each instruction can take one or more clock cycles to complete
- *Cycles per Instruction = CPI*

■ How long is one clock cycle?

- The critical path determines how much time one cycle requires = *clock period*.
- $1/\text{clock period} = \text{clock frequency}$ = how many cycles can be done each second.

Processor Performance

■ As a general formula

- Our program consists of executing **N** instructions
- Our processor needs **CPI** cycles (on average) for each instruction
- The clock frequency of the processor is **f**
 - ➔ the clock period is therefore **$T=1/f$**

Processor Performance

■ As a general formula

- Our program consists of executing **N** instructions
- Our processor needs **CPI** cycles (on average) for each instruction
- The clock frequency of the processor is **f**
 - the clock period is therefore **T=1/f**

■ Our program executes in

$$N \times CPI \times (1/f) =$$

$$N \times CPI \times T \text{ seconds}$$

Performance Analysis of Our Single-Cycle Design


A Single-Cycle Microarchitecture: Analysis

- Every instruction takes 1 cycle to execute
 - CPI (Cycles per instruction) is strictly 1
- How long each instruction takes is determined by how long the slowest instruction takes to execute
 - Even though many instructions do not need that long to execute
- Clock cycle time of the microarchitecture is determined by how long it takes to complete the **slowest instruction**
 - Critical path of the design is determined by the processing time of the slowest instruction

What is the Slowest Instruction to Process?

- Let's go back to the basics
- All six phases of the instruction processing cycle take a *single machine clock cycle* to complete
 - ❑ Fetch
 - 1. Instruction fetch (IF)
 - ❑ Decode
 - 2. Instruction decode and
 - ❑ Evaluate Address
 - register operand fetch (ID/RF)
 - ❑ Fetch Operands
 - 3. Execute/Evaluate memory address (EX/AG)
 - ❑ Execute
 - 4. Memory operand fetch (MEM)
 - ❑ Store Result
 - 5. Store/writeback result (WB)
- Do each of the above phases take the same time (latency) for all instructions?

Let's Find the Critical Path




Example Single-Cycle Datapath Analysis


- Assume (for the design in the previous slide)
 - ❑ memory units (read or write): 200 ps
 - ❑ ALU and adders: 100 ps
 - ❑ register file (read or write): 50 ps
 - ❑ other combinational logic: 0 ps


steps	IF	ID	EX	MEM	WB	Delay
resources	mem	RF	ALU	mem	RF	
R-type	200	50	100		50	400
I-type	200	50	100		50	400
LW	200	50	100	200	50	600
SW	200	50	100	200		550
Branch	200	50	100			350
Jump	200					200


Let's Find the Critical Path




R-Type and I-Type ALU








Branch Taken



Jump



What About Control Logic?

- How does that affect the critical path?
- Food for thought for you:
 - Can control logic be on the critical path?
 - Historical example:
 - CDC 5600: control store access too long...

What is the Slowest Instruction to Process?

- Real world: **Memory is slow (not magic)**
- What if memory *sometimes* takes 100ms to access?
- Does it make sense to have a simple register to register add or jump to take {100ms+all else to do a memory operation}?
- And, what if you need to access memory more than once to process an instruction?
 - Which instructions need this?
 - Do you provide multiple ports to memory?

Single Cycle uArch: Complexity

- Contrived
 - All instructions run as slow as the slowest instruction
- Inefficient
 - All instructions run as slow as the slowest instruction
 - Must provide worst-case combinational resources in parallel as required by any instruction
 - Need to replicate a resource if it is needed more than once by an instruction during different parts of the instruction processing cycle
- Not necessarily the simplest way to implement an ISA
 - Single-cycle implementation of REP MOVSB (x86) or INDEX (VAX)?
- Not easy to optimize/improve performance
 - Optimizing the common case does not work (e.g. common instructions)
 - Need to optimize the worst case all the time

(Micro)architecture Design Principles

■ Critical path design

- Find and **decrease the maximum combinational logic delay**
- Break a path into multiple cycles if it takes too long

■ Bread and butter (common case) design

- **Spend time and resources on where it matters most**
 - i.e., improve what the machine is really designed to do
- Common case vs. uncommon case

■ Balanced design

- **Balance** instruction/data flow through hardware components
- **Design to eliminate bottlenecks**: balance the hardware for the work

Single-Cycle Design vs. Design Principles

- Critical path design
- Bread and butter (common case) design
- Balanced design

How does a single-cycle microarchitecture fare with respect to these principles?

Aside: System Design Principles

- When designing computer systems/architectures, it is important to follow good principles
 - Actually, this is true for *any* system design
 - Real architectures, buildings, bridges, ...
 - Good consumer products
 - ...
- Remember: “principled design” from our second lecture
 - Frank Lloyd Wright: “architecture [...] based upon **principle**, and not upon **precedent**”

Aside: From Lecture 2

- “architecture [...] based upon **principle**, and not upon **precedent**”



This



That



Recall: Takeaways

- It all starts from the basic building blocks and design principles
- And, knowledge of how to use, apply, enhance them
- Underlying technology might change (e.g., steel vs. wood)
 - but methods of taking advantage of technology bear resemblance
 - methods used for design depend on the principles employed

Aside: System Design Principles


- We will continue to cover key principles in this course
- Here are some references where you can learn more
- Yale Patt, "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution," Proc. of IEEE, 2001. (Levels of transformation, design point, etc)
- Mike Flynn, "Very High-Speed Computing Systems," Proc. of IEEE, 1966. (Flynn's Bottleneck → Balanced design)
- Gene M. Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," AFIPS Conference, April 1967. (Amdahl's Law → Common-case design)
- Butler W. Lampson, "Hints for Computer System Design," ACM Operating Systems Review, 1983.
 - <http://research.microsoft.com/pubs/68221/acrobat.pdf>

A Key System Design Principle


- Keep it simple

- “Everything should be made as simple as possible, but no simpler.”

- Albert Einstein



- And, keep it low cost: “An engineer is a person who can do for a dime what any fool can do for a dollar.”



- For more, see:

- Butler W. Lampson, “Hints for Computer System Design,” ACM Operating Systems Review, 1983.

- <http://research.microsoft.com/pubs/68221/acrobat.pdf>

Multi-Cycle Microarchitectures

Multi-Cycle Microarchitectures


- Goal: Let each instruction take (close to) only as much time it really needs
- Idea
 - Determine clock cycle time independently of instruction processing time
 - Each instruction takes as many clock cycles as it needs to take
 - Multiple state transitions per instruction
 - The states followed by each instruction is different

Recall: The “Process Instruction” Step


- ISA specifies abstractly what AS' should be, given an instruction and AS
 - It defines an abstract finite state machine where
 - State = programmer-visible state
 - Next-state logic = instruction execution specification
 - From ISA point of view, there are no “intermediate states” between AS and AS' during instruction execution
 - One state transition per instruction
- Microarchitecture implements how AS is transformed to AS'
 - There are many choices in implementation
 - We can have programmer-invisible state to optimize the speed of instruction execution: **multiple** state transitions per instruction
 - Choice 1: $AS \rightarrow AS'$ (transform AS to AS' in a single clock cycle)
 - Choice 2: $AS \rightarrow AS+MS1 \rightarrow AS+MS2 \rightarrow AS+MS3 \rightarrow AS'$ (take multiple clock cycles to transform AS to AS')

Multi-Cycle Microarchitecture


AS = Architectural (programmer visible) state
at the beginning of an instruction




Step 1: Process part of instruction in one clock cycle



Step 2: Process part of instruction in the next clock cycle



...



AS' = Architectural (programmer visible) state
at the end of a clock cycle

Benefits of Multi-Cycle Design

■ Critical path design

- Can keep reducing the critical path independently of the worst-case processing time of any instruction

■ Bread and butter (common case) design

- Can optimize the number of states it takes to execute “important” instructions that make up much of the execution time

■ Balanced design

- No need to provide more capability or resources than really needed
 - An instruction that needs resource X multiple times does not require multiple X's to be implemented
 - Leads to more efficient hardware: Can reuse hardware components needed multiple times for an instruction

Downsides of Multi-Cycle Design

- **Need to store the intermediate results** at the end of each clock cycle
 - ❑ Hardware overhead for registers
 - ❑ Register setup/hold overhead paid multiple times for an instruction

Remember: Performance Analysis

- Execution time of a single instruction
 - **{CPI} x {clock cycle time}** CPI: Cycles Per Instruction
- Execution time of an entire program
 - Sum over all instructions [**{CPI} x {clock cycle time}**]
 - **{# of instructions} x {Average CPI} x {clock cycle time}**
- Single-cycle microarchitecture performance
 - CPI = 1
 - Clock cycle time = long
- Multi-cycle microarchitecture performance
 - CPI = different for each instruction
 - Average CPI → hopefully small
 - Clock cycle time = short

In multi-cycle, we have two degrees of freedom to optimize independently

A Multi-Cycle Microarchitecture

A Closer Look

How Do We Implement This?

- Maurice Wilkes, “[The Best Way to Design an Automatic Calculating Machine](#),” Manchester Univ. Computer Inaugural Conf., 1951.

THE BEST WAY TO DESIGN AN AUTOMATIC CALCULATING MACHINE

By M. V. Wilkes, M.A., Ph.D., F.R.A.S.




- An elegant implementation:
 - [The concept of microcoded/microprogrammed machines](#)

Multi-Cycle Microarchitectures

- Key Idea for Realization

- One can implement the “process instruction” step as a **finite state machine** that sequences between states and eventually returns back to the “fetch instruction” state
- A state is defined by the control signals asserted in it
- Control signals for the next state are determined in current state

Recall: The Instruction Processing “Cycle”




A Basic Multi-Cycle Microarchitecture

- Instruction processing cycle divided into “states”
 - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
 - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a *finite state machine*
- In a state (clock cycle), control signals control two things:
 - How the datapath should process the data
 - How to generate the control signals for the (next) clock cycle

One Example Multi-Cycle Microarchitecture

Remember: Single-Cycle MIPS Processor



Multi-Cycle MIPS Processor

■ Single-cycle microarchitecture:

- cycle time limited by longest instruction (lw) → low clock frequency
- three adders/ALUs and two memories → high hardware cost

■ Multi-cycle microarchitecture:

- + higher clock frequency
- + simpler instructions take few clock cycles
- + reuse expensive hardware across multiple cycles
- sequencing overhead paid many times
- hardware overhead for storing intermediate results

■ Multi-cycle requires the same design steps as single cycle:

- datapath
- control logic

What Do We Want To Optimize?

- **Single-cycle microarchitecture uses two memories**
 - One memory stores instructions, the other data
 - We want to use a single memory (lower cost)

What Do We Want To Optimize?

- **Single-cycle microarchitecture uses two memories**
 - One memory stores instructions, the other data
 - We want to use a single memory (lower cost)
- **Single-cycle microarchitecture needs three adders**
 - ALU, PC, Branch address calculation
 - We want to use the ALU for all operations (lower cost)

What Do We Want To Optimize?

- **Single-cycle microarchitecture uses two memories**
 - One memory stores instructions, the other data
 - We want to use a single memory (lower cost)
- **Single-cycle microarchitecture needs three adders**
 - ALU, PC, Branch address calculation
 - We want to use the ALU for all operations (lower cost)
- **Single-cycle microarchitecture: each instruction takes one cycle**
 - The slowest instruction slows down every single instruction
 - We want to determine clock cycle time independently of instruction processing time
 - Divide each instruction into multiple clock cycles
 - Simpler instructions can be very fast (compared to the slowest)


Let's Construct the Multi-Cycle Datapath

Consider the lw Instruction

- For an instruction such as: `lw $t0, 0x20($t1)`
- We need to:
 - Read the instruction from memory
 - Then read `$t1` from register array
 - Add the immediate value (`0x20`) to calculate the memory address
 - Read the content of this address
 - Write to the register `$t0` this content

Multi-Cycle Datapath: Instruction Fetch

- We will consider lw, but fetch is the same for all instructions
 - STEP 1: Fetch instruction




read from the memory location $[rs] + imm$ to location $[rt]$

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits


Multi-Cycle Datapath: lw register read



I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits


Multi-Cycle Datapath: lw immediate



I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits


Multi-Cycle Datapath: lw address



I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits


Multi-Cycle Datapath: lw memory read



I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits


Multi-Cycle Datapath: lw write register



I-Type


op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Multi-Cycle Datapath: increment PC




Multi-Cycle Datapath: sw

■ Write data in rt to memory



Multi-Cycle Datapath: R-type Instructions

- Read from rs and rt
 - Write ALUResult to register file
 - Write to rd (instead of rt)




Multi-Cycle Datapath: beq


- Determine whether values in rs and rt are equal

- Calculate branch target address:

Target Address = (sign-extended immediate << 2) + (PC+4)




Complete Multi-Cycle Processor



Let's Construct the Multi-Cycle Control Logic


Control Unit



Main Controller FSM: Fetch

S0: Fetch

Reset




Main Controller FSM: Fetch



S0: Fetch

Reset


lorD = 0
AluSrcA = 0
ALUSrcB = 01
ALUOp = 00
PCSrc = 0
IRWrite
PCWrite




Main Controller FSM: Decode




Main Controller FSM: Address Calculation




Main Controller FSM: Address Calculation




Main Controller FSM: lw




Main Controller FSM: sw




Main Controller FSM: R-Type




Main Controller FSM: beq




Complete Multi-Cycle Controller FSM




Main Controller FSM: addi




Main Controller FSM: addi




Extended Functionality: j




Control FSM: j



Control FSM: j




Review: Single-Cycle MIPS Processor




Review: Single-Cycle MIPS FSM


- Single-cycle machine



Review: Multi-Cycle MIPS Processor



Review: Multi-Cycle MIPS FSM



**What is the
shortcoming of
this design?**

**What does
this design
assume
about memory?**

What If Memory Takes $>$ One Cycle?

- Stay in the same “memory access” state until memory returns the data
- “Memory Ready?” bit is an input to the control logic that determines the next state

Another Example:

**Microprogrammed Multi-Cycle
Microarchitecture**

Recall: How Do We Implement This?

- Maurice Wilkes, “The Best Way to Design an Automatic Calculating Machine,” Manchester Univ. Computer Inaugural Conf., 1951.

THE BEST WAY TO DESIGN AN AUTOMATIC CALCULATING MACHINE


By M. V. Wilkes, M.A., Ph.D., F.R.A.S.



- An elegant implementation:
 - The concept of microcoded/microprogrammed machines

Example uProgrammed Control & Datapath

For your own study
P&P Revised Appendix C
On website
+ In Backup Slides



Microarchitecture of the LC-3b, major components

For More on Microprogrammed Designs

Microprogrammed Control Terminology

- Control signals associated with the current state
 - [Microinstruction](#)
- Act of transitioning from one state to another
 - Determining the next state and the microinstruction for the next state
 - [Microsequencing](#)
- [Control store](#) stores control signals for every possible state
 - Store for microinstructions for the entire FSM
- [Microsequencer](#) determines which set of control signals will be used in the next clock cycle (i.e., next state)

28



19:53 / 1:35:29



Design of Digital Circuits - Lecture 13: Microprogramming (ETH Zürich, Spring 2018)

2,301 views • Apr 14, 2018

30 0 SHARE SAVE ...



Onur Mutlu Lectures
15.4K subscribers

ANALYTICS

EDIT VIDEO

Design of Digital Circuits, ETH Zürich, Spring 2018 (<https://safari.ethz.ch/digitaltechnik/>)

Lecture 13: Microprogramming

Lecturer: Professor Onur Mutlu (<http://people.inf.ethz.ch/omutlu>)

Date: April 13, 2018

<https://www.youtube.com/onurmutlulectures>

Detailed Lectures on Microprogramming

- Design of Digital Circuits, Spring 2018, Lecture 13
 - Microprogramming (ETH Zürich, Spring 2018)
 - https://www.youtube.com/watch?v=u4GhShuBP3Y&list=PL5Q2soXY2Zi_QedyPWtRmFUJ2F8DdYP7I&index=13
- Computer Architecture, Spring 2013, Lecture 7
 - Microprogramming (CMU, Spring 2013)
 - https://www.youtube.com/watch?v=_igvSI5h8cs&list=PL5PHm2jkkXmidJOd59REog9jDnPDTG6IJ&index=7

Digital Design & Computer Arch.

Lecture 11: Microarchitecture Fundamentals II

Prof. Onur Mutlu

ETH Zürich

Spring 2021

15 April 2021

Backup Slides on Single-Cycle Uarch for Your Own Study

Please study these to reinforce the concepts
we covered in lectures.

Please do the readings together with these slides:
H&H, Chapter 7.1-7.3, 7.6

Another Single-Cycle MIPS Processor (from H&H)

These are slides for your own study.
They are to complement your reading
H&H, Chapter 7.1-7.3, 7.6

What to do with the Program Counter?

- The PC needs to be incremented by 4 during each cycle (for the time being).
- Initial PC value (after reset) is 0x00400000

```
reg [31:0] PC_p, PC_n;           // Present and next state of PC

// [...]

assign PC_n <= PC_p + 4;         // Increment by 4;

always @ (posedge clk, negedge rst)
begin
    if (rst == '0') PC_p <= 32'h00400000; // default
    else             PC_p <= PC_n;         // when clk
end
```

We Need a Register File

- **Store 32 registers, each 32-bit**
 - $2^5 == 32$, we need 5 bits to address each
- **Every R-type instruction uses 3 register**
 - Two for reading (RS, RT)
 - One for writing (RD)
- **We need a special memory with:**
 - 2 read ports (address x2, data out x2)
 - 1 write port (address, data in)

Register File

```
input [4:0]    a_rs, a_rt, a_rd;
input [31:0]  di_rd;
input                we_rd;
output [31:0] do_rs, do_rt;

    reg [31:0] R_arr [31:0]; // Array that stores regs

// Circuit description
assign do_rs = R_arr[a_rs];           // Read RS

assign do_rt = R_arr[a_rt];           // Read RT

always @ (posedge clk)
    if (we_rd) R_arr[a_rd] <= di_rd; // write RD
```

Register File

```
input [4:0]    a_rs, a_rt, a_rd;
input [31:0]   di_rd;
input         we_rd;
output [31:0]  do_rs, do_rt;

reg [31:0] R_arr [31:0]; // Array that stores regs

// Circuit description; add the trick with $0
assign do_rs = (a_rs != 5'b00000)?    // is address 0?
               R_arr[a_rs] : 0;       // Read RS or 0

assign do_rt = (a_rt != 5'b00000)?    // is address 0?
               R_arr[a_rt] : 0;       // Read RT or 0

always @ (posedge clk)
    if (we_rd) R_arr[a_rd] <= di_rd; // write RD
```


Data Memory Example

- Will be used to store the bulk of data

```
input [15:0]  addr; // Only 16 bits in this example
input [31:0]  di;
input                we;
output [31:0] do;


    reg [31:0] M_arr [0:65535];           // Array for Memory

    // Circuit description
    assign do = M_arr[addr];              // Read memory

    always @ (posedge clk)
        if (we) M_arr[addr] <= di;       // write memory
```

Single-Cycle Datapath: lw fetch

■ **STEP 1:** Fetch instruction




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type



Single-Cycle Datapath: lw register read

- **STEP 2:** Read source operands from register file




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw immediate

■ **STEP 3:** Sign-extend the immediate




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw address

■ **STEP 4:** Compute the memory address




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw memory read

■ **STEP 5:** Read from memory and write back to register file




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: lw PC increment

■ **STEP 6:** Determine address of next instruction




`lw $s3, 1($0) # read memory word 1 into $s3`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: sw

■ Write data in rt to memory




`sw $t7, 44($0) # write t7 into memory address 44`

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

Single-Cycle Datapath: R-type Instructions

- Read from rs and rt, write ALUResult to register file




add t, b, c # t = b + c

R-Type

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits


Single-Cycle Datapath: beq



`beq $s0, $s1, target` # branch is taken

- Determine whether values in `rs` and `rt` are equal
Calculate $BTA = (\text{sign-extended immediate} \ll 2) + (PC+4)$

Complete Single-Cycle Processor




Our MIPS Datapath has Several Options

- **ALU inputs**
 - Either RT or Immediate (*MUX*)
- **Write Address of Register File**
 - Either RD or RT (*MUX*)
- **Write Data In of Register File**
 - Either ALU out or Data Memory Out (*MUX*)
- **Write enable of Register File**
 - Not always a register write (*MUX*)
- **Write enable of Memory**
 - Only when writing to memory (sw) (*MUX*)


All these options are our control signals

Control Unit




ALUOp	Meaning
00	add
01	subtract
10	look at funct field
11	n/a

ALU Does the Real Work in a Processor




$F_{2:0}$	Function
000	$A \& B$
001	$A B$
010	$A + B$
011	not used
100	$A \& \sim B$
101	$A \sim B$
110	$A - B$
111	SLT

ALU Internals



$F_{2:0}$	Function
000	$A \& B$
001	$A \mid B$
010	$A + B$
011	not used
100	$A \& \sim B$
101	$A \mid \sim B$
110	$A - B$
111	SLT

Control Unit: ALU Decoder



ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at Funct
11	Not Used

ALUOp _{1:0}	Funct	ALUControl _{2:0}
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010 (slt)	111 (SLT)

Let us Develop our Control Table

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	MemWrite	MemtoReg	ALUOp

- **RegWrite:** Write enable for the register file
- **RegDst:** Write to register RD or RT
- **AluSrc:** ALU input RT or immediate
- **MemWrite:** Write Enable
- **MemtoReg:** Register data in from Memory or ALU
- **ALUOp:** What operation does ALU do

Let us Develop our Control Table

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	funct

- **RegWrite:** Write enable for the register file
- **RegDst:** Write to register RD or RT
- **AluSrc:** ALU input RT or immediate
- **MemWrite:** Write Enable
- **MemtoReg:** Register data in from Memory or ALU
- **ALUOp:** What operation does ALU do

Let us Develop our Control Table

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	funct
lw	100011	1	0	1	0	1	add

- **RegWrite:** Write enable for the register file
- **RegDst:** Write to register RD or RT
- **AluSrc:** ALU input RT or immediate
- **MemWrite:** Write Enable
- **MemtoReg:** Register data in from Memory or ALU
- **ALUOp:** What operation does ALU do

Let us Develop our Control Table

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	funct
lw	100011	1	0	1	0	1	add
sw	101011	0	X	1	1	X	add

- **RegWrite:** Write enable for the register file
- **RegDst:** Write to register RD or RT
- **AluSrc:** ALU input RT or immediate
- **MemWrite:** Write Enable
- **MemtoReg:** Register data in from Memory or ALU
- **ALUOp:** What operation does ALU do

More Control Signals


Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	0	funct
lw	100011	1	0	1	0	0	1	add
sw	101011	0	X	1	0	1	X	add
beq	000100	0	X	0	1	0	X	sub

■ New Control Signal


- **Branch:** Are we jumping or not ?

Control Unit: Main Decoder


Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01



Single-Cycle Datapath Example: or



Extended Functionality: addi




■ No change to datapath

Control Unit: addi

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00


Extended Functionality: j



Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000100	0	X	X	X	0	X	XX	1

Review: Complete Single-Cycle Processor (H&H)



A Bit More on Performance Analysis

How can I Make the Program Run Faster?

$$N \times \text{CPI} \times (1/f)$$

How can I Make the Program Run Faster?

$$N \times \text{CPI} \times (1/f)$$

- **Reduce the number of instructions**
 - Make instructions that 'do' more (CISC)
 - Use better compilers

How can I Make the Program Run Faster?

$$N \times \text{CPI} \times (1/f)$$

- **Reduce the number of instructions**
 - Make instructions that 'do' more (CISC)
 - Use better compilers
- **Use less cycles to perform the instruction**
 - Simpler instructions (RISC)
 - Use multiple units/ALUs/cores in parallel

How can I Make the Program Run Faster?


$$N \times \text{CPI} \times (1/f)$$

- **Reduce the number of instructions**
 - Make instructions that 'do' more (CISC)
 - Use better compilers
- **Use less cycles to perform the instruction**
 - Simpler instructions (RISC)
 - Use multiple units/ALUs/cores in parallel
- **Increase the clock frequency**
 - Find a 'newer' technology to manufacture
 - Redesign time critical components
 - Adopt pipelining

Performance Analysis of Single-Cycle vs. Multi-Cycle Designs

Single-Cycle Performance

- T_C is limited by the critical path (1w)



Single-Cycle Performance


- Single-cycle critical path:

- $$T_c = t_{pcq_PC} + t_{mem} + \max(t_{RRead}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- In most implementations, limiting paths are:

- memory, ALU, register file.

- $$T_c = t_{pcq_PC} + 2t_{mem} + t_{RRead} + t_{mux} + t_{ALU} + t_{RFsetup}$$



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	t_{setup}	20
Multiplexer	t_{mux}	25
ALU	t_{ALU}	200
Memory read	t_{mem}	250
Register file read	t_{RFread}	150
Register file setup	$t_{RFsetup}$	20

$$T_c =$$

Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	t_{setup}	20
Multiplexer	t_{mux}	25
ALU	t_{ALU}	200
Memory read	t_{mem}	250
Register file read	t_{RFread}	150
Register file setup	$t_{RFsetup}$	20

$$\begin{aligned}T_c &= t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup} \\&= [30 + 2(250) + 150 + 25 + 200 + 20] \text{ ps} \\&= 925 \text{ ps}\end{aligned}$$

Single-Cycle Performance Example

- Example:

For a program with 100 billion instructions executing on a single-cycle MIPS processor:

Single-Cycle Performance Example

■ Example:

For a program with 100 billion instructions executing on a single-cycle MIPS processor:

$$\begin{aligned}\textbf{Execution Time} &= \# \text{ instructions} \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(1)(925 \times 10^{-12} \text{ s}) \\ &= 92.5 \text{ seconds}\end{aligned}$$


Multi-Cycle Performance: CPI

- Instructions take different number of cycles:
 - ❑ 3 cycles: `beq, j`
 - ❑ 4 cycles: `R-Type, sw, addi`
 - ❑ 5 cycles: `lw` **Realistic?**
- CPI is weighted average, e.g. SPECINT2000 benchmark:
 - ❑ 25% loads
 - ❑ 10% stores
 - ❑ 11% branches
 - ❑ 2% jumps
 - ❑ 52% R-type
- *Average CPI* = $(0.11 + 0.02) 3 + (0.52 + 0.10) 4 + (0.25) 5$
= 4.12

Multi-Cycle Performance: Cycle Time

■ Multi-cycle critical path:


$$T_c =$$



Multi-Cycle Performance: Cycle Time

■ Multi-cycle critical path:

$$T_c = t_{pcq} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$



Multi-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	t_{setup}	20
Multiplexer	t_{mux}	25
ALU	t_{ALU}	200
Memory read	t_{mem}	250
Register file read	t_{RFread}	150
Register file setup	$t_{RFsetup}$	20

T_c =

Multi-Cycle Performance Example


Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	t_{setup}	20
Multiplexer	t_{mux}	25
ALU	t_{ALU}	200
Memory read	t_{mem}	250
Register file read	t_{RFread}	150
Register file setup	$t_{RFsetup}$	20

$$\begin{aligned}T_c &= t_{pcq_PC} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup} \\&= [30 + 25 + 250 + 20] \text{ ps} \\&= 325 \text{ ps}\end{aligned}$$

Multi-Cycle Performance Example


- For a program with 100 billion instructions executing on a multi-cycle MIPS processor
 - $\text{CPI} = 4.12$
 - $T_c = 325 \text{ ps}$
- *Execution Time* $= (\# \text{ instructions}) \times \text{CPI} \times T_c$
$$= (100 \times 10^9)(4.12)(325 \times 10^{-12})$$
$$= 133.9 \text{ seconds}$$
- This is slower than the single-cycle processor (92.5 seconds). *Why?*
- Did we break the stages in a balanced manner?
- Overhead of register setup/hold paid many times
- How would the results change with different assumptions on memory latency and instruction mix?

Review: Single-Cycle MIPS Processor




Review: Single-Cycle MIPS FSM


- Single-cycle machine



Review: Multi-Cycle MIPS Processor



Review: Multi-Cycle MIPS FSM



**What is the
shortcoming of
this design?**

**What does
this design
assume
about memory?**

What If Memory Takes $>$ One Cycle?

- Stay in the same “memory access” state until memory returns the data
- “Memory Ready?” bit is an input to the control logic that determines the next state

Backup Slides on

Microprogrammed Multi-Cycle

Microarchitectures

These Slides Are Covered in A Past Lecture

Microprogrammed Control Terminology

- Control signals associated with the current state
 - **Microinstruction**
- Act of transitioning from one state to another
 - Determining the next state and the microinstruction for the next state
 - **Microsequencing**
- **Control store** stores control signals for every possible state
 - Store for microinstructions for the entire FSM
- **Microsequencer** determines which set of control signals will be used in the next clock cycle (i.e., next state)

28



19:53 / 1:35:29



Design of Digital Circuits - Lecture 13: Microprogramming (ETH Zürich, Spring 2018)

2,301 views • Apr 14, 2018

30 0 SHARE SAVE ...



Onur Mutlu Lectures
15.4K subscribers

ANALYTICS

EDIT VIDEO

Design of Digital Circuits, ETH Zürich, Spring 2018 (<https://safari.ethz.ch/digitaltechnik/>)

Lecture 13: Microprogramming

Lecturer: Professor Onur Mutlu (<http://people.inf.ethz.ch/omutlu>)

Date: April 13, 2018

<https://www.youtube.com/onurmutlulectures>

Lectures on Microprogrammed Designs

- Design of Digital Circuits, Spring 2018, Lecture 13
 - Microprogramming (ETH Zürich, Spring 2018)
 - https://www.youtube.com/watch?v=u4GhShuBP3Y&list=PL5Q2soXY2Zi_QedyPWtRmFUJ2F8DdYP7I&index=13
- Computer Architecture, Spring 2013, Lecture 7
 - Microprogramming (CMU, Spring 2013)
 - https://www.youtube.com/watch?v=_igvSl5h8cs&list=PL5PHm2jkkXmidJOd59REog9jDnPDTG6IJ&index=7

Another Example:

**Microprogrammed Multi-Cycle
Microarchitecture**

How Do We Implement This?

- Maurice Wilkes, “The Best Way to Design an Automatic Calculating Machine,” Manchester Univ. Computer Inaugural Conf., 1951.

THE BEST WAY TO DESIGN AN AUTOMATIC CALCULATING MACHINE

By M. V. Wilkes, M.A., Ph.D., F.R.A.S.



- An elegant implementation:
 - The concept of microcoded/microprogrammed machines

Recall: A Basic Multi-Cycle Microarchitecture


- Instruction processing cycle divided into “states”
 - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
 - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a *finite state machine*
- In a state (clock cycle), control signals control two things:
 - How the datapath should process the data
 - How to generate the control signals for the (next) clock cycle

Microprogrammed Control Terminology

- Control signals associated with the current state
 - Microinstruction
- Act of transitioning from one state to another
 - Determining the next state and the microinstruction for the next state
 - Microsequencing
- Control store stores control signals for every possible state
 - Store for microinstructions for the entire FSM
- Microsequencer determines which set of control signals will be used in the next clock cycle (i.e., next state)

Example Control Structure

Simple Design
of the Control Structure




What Happens In A Clock Cycle?

- The control signals (microinstruction) for the current state control two things:
 - ❑ Processing in the data path
 - ❑ Generation of control signals (microinstruction) for the next cycle
 - ❑ *See Supplemental Figure 1 (next-next slide)*
- Datapath and microsequencer operate concurrently
- Question: why not generate control signals for the current cycle in the current cycle?
 - ❑ This could lengthen the clock cycle
 - ❑ Why could it lengthen the clock cycle?
 - ❑ *See Supplemental Figure 2*

Example uProgrammed Control & Datapath


Read P&P Revised Appendix C
On website



(J, COND, IRD)


Microarchitecture of the LC-3b, major components

A Clock Cycle



A Bad Clock Cycle!

Alternative - A BAD ONE!



Step ① is dependent on Step ②


If Step ② takes non-zero time (it does!), clock cycle increases unnecessarily

→ Violates the "Critical Path Design" principle

Fig 2

A Simple LC-3b Control and Datapath

Read P&P Revised Appendix C
On website




Microarchitecture of the LC-3b, major components

What Determines Next-State Control Signals?

- What is happening in the current clock cycle
 - See the 9 control signals coming from “Control” block
 - What are these for?
- The instruction that is being executed
 - IR[15:11] coming from the Data Path
- Whether the condition of a branch is met, if the instruction being processed is a branch
 - BEN bit coming from the datapath
- Whether the memory operation is completing in the current cycle, if one is in progress
 - R bit coming from memory

A Simple LC-3b Control and Datapath



(J, COND, IRD)


Microarchitecture of the LC-3b, major components

The State Machine for Multi-Cycle Processing

- The behavior of the LC-3b uarch is completely determined by
 - the 35 control signals and
 - additional 7 bits that go into the control logic from the datapath
- 35 control signals completely describe the state of the control structure
- We can completely describe the behavior of the LC-3b as a state machine, i.e. a directed graph of
 - Nodes (one corresponding to each state)
 - Arcs (showing flow from each state to the next state(s))

An LC-3b State Machine

- Patt and Patel, [Revised Appendix C, Figure C.2](#)
- Each state must be uniquely specified
 - Done by means of *state variables*
- 31 distinct states in this LC-3b state machine
 - Encoded with 6 state variables
- Examples
 - State 18,19 correspond to the beginning of the instruction processing cycle
 - Fetch phase: state 18, 19 → state 33 → state 35
 - Decode phase: state 32



The FSM Implements the LC-3b ISA

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD ⁺	0001				DR			SR1			A	op.spec				
AND ⁺	0101				DR			SR1			A	op.spec				
BR	0000				n	z	p	PCOffset9								
JMP	1100				000			BaseR			000000					
JSR(R)	0100				A	operand.specifier										
LDB ⁺	0010				DR			BaseR			boffset6					
LDW ⁺	0110				DR			BaseR			offset6					
LEA ⁺	1110				DR			PCOffset9								
RTI	1000				000000000000											
SHF ⁺	1101				DR			SR			A	D	amount4			
STB	0011				SR			BaseR			boffset6					
STW	0111				SR			BaseR			offset6					
TRAP	1111				0000			trapvect8								
XOR ⁺	1001				DR			SR1			A	op.spec				
not used	1010															
not used	1011															

■ P&P Appendix A (revised):


- <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=pp-appendixa.pdf>

LC-3b State Machine: Some Questions


- How many cycles does the fastest instruction take?
- How many cycles does the slowest instruction take?
- Why does the BR take as long as it takes in the FSM?
- What determines the clock cycle time?

LC-3b Datapath

- Patt and Patel, [Revised Appendix C, Figure C.3](#)
- Single-bus datapath design
 - At any point only one value can be “gated” on the bus (i.e., can be driving the bus)
 - **Advantage:** Low hardware cost: one bus
 - **Disadvantage:** Reduced concurrency – if instruction needs the bus twice for two different things, these need to happen in different states
- Control signals (26 of them) determine what happens in the datapath in one clock cycle
 - Patt and Patel, [Revised Appendix C, Table C.1](#)




(a)



(b)

Remember the MIPS datapath



(c)

Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2 BUS ADDER	;select pc+2 ;select value from bus ;select output of address adder
DRMUX/1:	11.9 R7	;destination IR[11:9] ;destination R7
SR1MUX/1:	11.9 8.6	;source IR[11:9] ;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]
MARMUX/1:	7.0 ADDER	;select LSHF(ZEXT[IR[7:0]],1) ;select output of address adder
ALUK/2:	ADD, AND, XOR, PASSA	
MIO.EN/1:	NO, YES	
R.W/1:	RD, WR	
DATA.SIZE/1:	BYTE, WORD	
LSHF1/1:	NO, YES	


Table C.1: Data path control signals

LC-3b Datapath: Some Questions


- How does instruction fetch happen in this datapath according to the state machine?
- What is the difference between gating and loading?
 - Gating: Enable/disable an input to be connected to the bus
 - Combinational: during a clock cycle
 - Loading: Enable/disable an input to be written to a register
 - Sequential: e.g., at a clock edge (assume at the end of cycle)
- Is this the smallest hardware you can design?

LC-3b Microprogrammed Control Structure

- Patt and Patel, Appendix C, Figure C.4
- Three components:
 - Microinstruction, control store, microsequencer
- **Microinstruction**: control signals that control the datapath (26 of them) and help determine the next state (9 of them)
- Each microinstruction is stored in a *unique location* in the **control store** (a special memory structure)
- *Unique location*: address of the state corresponding to the microinstruction
 - Remember each state corresponds to one microinstruction
- **Microsequencer** determines the address of the next microinstruction (i.e., next state)



Simple Design
of the Control Structure




IRD	Cond	I	LD MAR	LD MDR	LD IR	LD BEN	LD REG	LD CC	LD PC	GatePC	GateMDR	GateALU	GateSHR	PCMUX	DRMUX	SRIMUX	ADDRIMUX	ADDRMUX	MARMUX	ALUX	MIDEN	R W	DATA SIZE	LSHR1
																								000000 (State 0)
																								000001 (State 1)
																								000010 (State 2)
																								000011 (State 3)
																								000100 (State 4)
																								000101 (State 5)
																								000110 (State 6)
																								000111 (State 7)
																								001000 (State 8)
																								001001 (State 9)
																								001010 (State 10)
																								001011 (State 11)
																								001100 (State 12)
																								001101 (State 13)
																								001110 (State 14)
																								001111 (State 15)
																								010000 (State 16)
																								010001 (State 17)
																								010010 (State 18)
																								010011 (State 19)
																								010100 (State 20)
																								010101 (State 21)
																								010110 (State 22)
																								010111 (State 23)
																								011000 (State 24)
																								011001 (State 25)
																								011010 (State 26)
																								011011 (State 27)
																								011100 (State 28)
																								011101 (State 29)
																								011110 (State 30)
																								011111 (State 31)
																								100000 (State 32)
																								100001 (State 33)
																								100010 (State 34)
																								100011 (State 35)
																								100100 (State 36)
																								100101 (State 37)
																								100110 (State 38)
																								100111 (State 39)
																								101000 (State 40)
																								101001 (State 41)
																								101010 (State 42)
																								101011 (State 43)
																								101100 (State 44)
																								101101 (State 45)
																								101110 (State 46)
																								101111 (State 47)
																								110000 (State 48)
																								110001 (State 49)
																								110010 (State 50)
																								110011 (State 51)
																								110100 (State 52)
																								110101 (State 53)
																								110110 (State 54)
																								110111 (State 55)
																								111000 (State 56)
																								111001 (State 57)
																								111010 (State 58)
																								111011 (State 59)
																								111100 (State 60)
																								111101 (State 61)
																								111110 (State 62)
																								111111 (State 63)

LC-3b Microsequencer

- Patt and Patel, Appendix C, Figure C.5
- The purpose of the microsequencer is to determine the address of the next microinstruction (i.e., next state)
 - Next state could be conditional or unconditional
- Next state address depends on 9 control signals (plus 7 data signals)

Signal Name	Signal Values
J/6:	
COND/2:	COND ₀ ;Unconditional
	COND ₁ ;Memory Ready
	COND ₂ ;Branch
	COND ₃ ;Addressing Mode
IRD/1:	NO, YES

Table C.2: Microsequencer control signals



The Microsequencer: Some Questions


- When is the IRD signal asserted?
- What happens if an illegal instruction is decoded?
- What are condition (COND) bits for?
- How is variable latency memory handled?
- How do you do the state encoding?
 - Minimize number of state variables (\sim control store size)
 - Start with the 16-way branch
 - Then determine constraint tables and states dependent on COND

An Exercise in Microprogramming

Handouts


- 7 pages of Microprogrammed LC-3b design
- <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=lc3b-figures.pdf>


A Simple LC-3b Control and Datapath



(J, COND, IRD)


Microarchitecture of the LC-3b, major components






A Simple Datapath
Can Become
Very Powerful

State Machine for LDW




Microsequencer




Fill in the microinstructions for the 7 states for LDW

10 10


	IRD	Cond		J																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
--	-----	------	--	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--



(a)




(b)




(c)

Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2 BUS ADDER	;select pc+2 ;select value from bus ;select output of address adder
DRMUX/1:	11.9 R7	;destination IR[11:9] ;destination R7
SR1MUX/1:	11.9 8.6	;source IR[11:9] ;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]
MARMUX/1:	7.0 ADDER	;select LSHF(ZEXT[IR[7:0]],1) ;select output of address adder
ALUK/2:	ADD, AND, XOR, PASSA	
MIO.EN/1:	NO, YES	
R.W/1:	RD, WR	
DATA.SIZE/1:	BYTE, WORD	
LSHF1/1:	NO, YES	

Table C.1: Data path control signals



Simple Design
of the Control Structure



IRD	Cond	J	LD MAR	LD MDR	LD IR	LD BEN	LD REG	LD CC	LD PC	GatePC	GateMDR	GateALU	GateSHR	PCMUX	DRMUX	SRIMUX	ADDRIMUX	ADDRMUX	MARMUX	ALUX	MIDEN	R W	DATA SIZE	LSHR1
																								000000 (State 0)
																								000001 (State 1)
																								000010 (State 2)
																								000011 (State 3)
																								000100 (State 4)
																								000101 (State 5)
																								000110 (State 6)
																								000111 (State 7)
																								001000 (State 8)
																								001001 (State 9)
																								001010 (State 10)
																								001011 (State 11)
																								001100 (State 12)
																								001101 (State 13)
																								001110 (State 14)
																								001111 (State 15)
																								010000 (State 16)
																								010001 (State 17)
																								010010 (State 18)
																								010011 (State 19)
																								010100 (State 20)
																								010101 (State 21)
																								010110 (State 22)
																								010111 (State 23)
																								011000 (State 24)
																								011001 (State 25)
																								011010 (State 26)
																								011011 (State 27)
																								011100 (State 28)
																								011101 (State 29)
																								011110 (State 30)
																								011111 (State 31)
																								100000 (State 32)
																								100001 (State 33)
																								100010 (State 34)
																								100011 (State 35)
																								100100 (State 36)
																								100101 (State 37)
																								100110 (State 38)
																								100111 (State 39)
																								101000 (State 40)
																								101001 (State 41)
																								101010 (State 42)
																								101011 (State 43)
																								101100 (State 44)
																								101101 (State 45)
																								101110 (State 46)
																								101111 (State 47)
																								110000 (State 48)
																								110001 (State 49)
																								110010 (State 50)
																								110011 (State 51)
																								110100 (State 52)
																								110101 (State 53)
																								110110 (State 54)
																								110111 (State 55)
																								111000 (State 56)
																								111001 (State 57)
																								111010 (State 58)
																								111011 (State 59)
																								111100 (State 60)
																								111101 (State 61)
																								111110 (State 62)
																								111111 (State 63)

End of the Exercise in Microprogramming

Variable-Latency Memory

- The ready signal (R) enables memory read/write to execute correctly
 - Example: transition from state 33 to state 35 is controlled by the R bit asserted by memory when memory data is available
- Could we have done this in a single-cycle microarchitecture?
- What did we assume about memory and registers in a single-cycle microarchitecture?

The Microsequencer: Advanced Questions

- What happens if the machine is interrupted?
- What if an instruction generates an exception?
- How can you implement a complex instruction using this control structure?
 - Think REP MOVS instruction in x86
 - string copy of N elements starting from address A to address B

The Power of Abstraction

- The concept of a control store of microinstructions enables the hardware designer with a new abstraction:
microprogramming
- The designer can translate any desired operation to a sequence of microinstructions
- All the designer needs to provide is
 - The sequence of microinstructions needed to implement the desired operation
 - The ability for the control logic to correctly sequence through the microinstructions
 - Any additional datapath elements and control signals needed (no need if the operation can be “translated” into existing control signals)

Let's Do Some More Microprogramming

- Implement REP MOVS in the LC-3b microarchitecture
- What changes, if any, do you make to the
 - state machine?
 - datapath?
 - control store?
 - microsequencer?
- Show all changes and microinstructions
- Optional HW Assignment

x86 REP MOVSB (String Copy) Instruction

REP MOVSB (DEST SRC)

```
IF AddressSize = 16
    THEN
        Use CX for CountReg;
    ELSE IF AddressSize = 64 and REX.W used
        THEN Use RCX for CountReg; FI;
    ELSE
        Use ECX for CountReg;
FI;
WHILE CountReg ≠ 0
    DO
        Service pending interrupts (if any);
        Execute associated string instruction;
        CountReg ← (CountReg - 1);
        IF CountReg = 0
            THEN exit WHILE loop; FI;
        IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
        or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
            THEN exit WHILE loop; FI;
    OD;
```

```
DEST ← SRC;
IF (Byte move)
    THEN IF DF = 0
        THEN
            (R)ESI ← (R)ESI + 1;
            (R)EDI ← (R)EDI + 1;
        ELSE
            (R)ESI ← (R)ESI - 1;
            (R)EDI ← (R)EDI - 1;
        FI;
    ELSE IF (Word move)
        THEN IF DF = 0
            (R)ESI ← (R)ESI + 2;
            (R)EDI ← (R)EDI + 2;
            FI;
        ELSE
            (R)ESI ← (R)ESI - 2;
            (R)EDI ← (R)EDI - 2;
        FI;
    ELSE IF (Doubleword move)
        THEN IF DF = 0
            (R)ESI ← (R)ESI + 4;
            (R)EDI ← (R)EDI + 4;
            FI;
        ELSE
            (R)ESI ← (R)ESI - 4;
            (R)EDI ← (R)EDI - 4;
        FI;
    ELSE IF (Quadword move)
        THEN IF DF = 0
            (R)ESI ← (R)ESI + 8;
            (R)EDI ← (R)EDI + 8;
            FI;
        ELSE
            (R)ESI ← (R)ESI - 8;
            (R)EDI ← (R)EDI - 8;
        FI;
    FI;
```

FI;

How many instructions does this take in MIPS ISA?

How many microinstructions does this take to add to the LC-3b microarchitecture? 244

Aside: Alignment Correction in Memory

- Unaligned accesses
- LC-3b has byte load and byte store instructions that move data not aligned at the word-address boundary
 - Convenience to the programmer/compiler
- How does the hardware ensure this works correctly?
 - Take a look at state 29 for LDB
 - States 24 and 17 for STB
 - Additional logic to handle unaligned accesses
- P&P, Revised Appendix C.5

Aside: Memory Mapped I/O

- Address control logic determines whether the specified address of LDW and STW are to memory or I/O devices
- Correspondingly enables memory or I/O devices and sets up muxes
- An instance where the final control signals of some datapath elements (e.g., MEM.EN or INMUX/2) **cannot** be stored in the control store
 - These signals are dependent on memory address
- P&P, Revised Appendix C.6

Advantages of Microprogrammed Control

- Allows a very simple design to do powerful computation by controlling the datapath (using a sequencer)
 - High-level ISA translated into microcode (sequence of u-instructions)
 - Microcode (u-code) enables a minimal datapath to emulate an ISA
 - Microinstructions can be thought of as a **user-invisible ISA (u-ISA)**
- Enables easy extensibility of the ISA
 - **Can support a new instruction by changing the microcode**
 - Can support complex instructions as a sequence of simple microinstructions (e.g., REP MOVS, INC [MEM])
- Enables update of machine behavior
 - **A buggy implementation of an instruction can be fixed by changing the microcode in the field**
 - Easier if datapath provides ability to do the same thing in different ways

Update of Machine Behavior

- The ability to update/patch microcode in the field (after a processor is shipped) enables
 - Ability to add new instructions without changing the processor!
 - Ability to “fix” buggy hardware implementations

- Examples
 - IBM 370 Model 145: microcode stored in main memory, can be updated after a reboot
 - IBM System z: Similar to 370/145.
 - Heller and Farrell, “[Millicode in an IBM zSeries processor](#),” IBM JR&D, May/Jul 2004.
 - B1700 microcode can be updated while the processor is running
 - User-microprogrammable machine!
 - Wilner, “Microprogramming environment on the Burroughs B1700”, CompCon 1972.

Multi-Cycle vs. Single-Cycle uArch

- Advantages
- Disadvantages
- For you to fill in