Readings for This Lecture and Next

- **Memory Hierarchy and Caches**

- **Required**
  - H&H Chapters 8.1-8.3
  - Refresh: P&P Chapter 3.5

- **Recommended**
  - An early cache paper by Maurice Wilkes
Read access sequence:

1. Decode row address & drive word-lines
   - Entire row read
2. Selected bits drive bit-lines
3. Amplify row data
4. Decode column address & select subset of row
   - Send to output
5. Precharge bit-lines
   - For next access
Recall: SRAM

**Read Sequence**
1. address decode
2. drive row select
3. selected bit-cells drive bitlines
   (entire row is read together)
4. differential sensing and column select
   (data is ready)
5. precharge all bitlines
   (for next read or write)

Access latency dominated by steps 2 and 3
Cycling time dominated by steps 2, 3 and 5
- step 2 proportional to $2^m$
- step 3 and 5 proportional to $2^n$
Recall: DRAM

Bit stored as charge on node capacitor (non-restorative)
- bit cell loses charge when read
- bit cell loses charge over time

Read Sequence
1~3 same as SRAM
4. a “flip-flopping” sense amp amplifies and regenerates the bitline, data bit is mux’ed out
5. precharge all bitlines

Destructive reads
Charge loss over time

Refresh: A DRAM controller must periodically read each row within the allowed refresh time (10s of ms) such that charge is restored
Recall: DRAM vs. SRAM

- **DRAM**
  - Slower access (capacitor)
  - Higher density (1T 1C cell)
  - Lower cost
  - Requires refresh (power, performance, circuitry)
  - Manufacturing requires putting capacitor and logic together

- **SRAM**
  - Faster access (no capacitor)
  - Lower density (6T cell)
  - Higher cost
  - No need for refresh
  - Manufacturing compatible with logic process (no capacitor)
Recall: Phase Change Memory

- Phase change material (chalcogenide glass) exists in two states:
  - Amorphous: Low optical reflexivity and high electrical resistivity
  - Crystalline: High optical reflexivity and low electrical resistivity

PCM is resistive memory: High resistance (0), Low resistance (1)

Recall: DRAM vs. PCM

- **DRAM**
  - Faster access (capacitor)
  - Lower density (capacitor less scalable) → higher cost
  - Requires refresh (power, performance, circuitry)
  - Manufacturing requires putting capacitor and logic together
  - Volatile (loses data at loss of power)
  - No endurance problems
  - Lower access energy

- **PCM**
  - Slower access (no capacitor)
  - Higher density (phase change material more scalable) → lower cost
  - No need for refresh
  - Manufacturing requires less conventional processes – less mature
  - Non-volatile (does not lose data at loss of power)
  - Endurance problems (a cell cannot be used after N writes)
  - Higher access energy
The Memory Hierarchy
Memory Hierarchy in a Modern System (I)
Recall: A Large Fraction of Modern Chips is Memory

Source: https://www.anandtech.com/show/16252/mac-mini-apple-m1-tested
Memory Hierarchy in a Modern System (II)

Core Count: 8 cores/16 threads

L1 Caches: 32 KB per core

L2 Caches: 512 KB per core

L3 Cache: 32 MB shared

AMD Ryzen 5000, 2020

IBM POWER10, 2020

Cores:
15-16 cores, 8 threads/core

L2 Caches:
2 MB per core

L3 Cache:
120 MB shared
Memory Hierarchy in a Modern System (IV)

Nvidia Ampere, 2020

Cores:
128 Streaming Multiprocessors

L1 Cache or Scratchpad:
192KB per SM
Can be used as L1 Cache and/or Scratchpad

L2 Cache:
40 MB shared
Ideal Memory

- Zero access time (latency)
- Infinite capacity
- Zero cost
- Infinite bandwidth (to support multiple accesses in parallel)
The Problem

- Ideal memory’s requirements oppose each other
  - Bigger is slower
    - Bigger $\rightarrow$ Takes longer to determine the location
  - Faster is more expensive
    - Memory technology: SRAM vs. DRAM vs. SSD vs. Disk vs. Tape
  - Higher bandwidth is more expensive
    - Need more banks, more ports, more channels, higher frequency or faster technology
The Problem

- **Bigger is slower**
  - SRAM, 512 Bytes, sub-nanosec
  - SRAM, KByte~MByte, ~nanosec
  - DRAM, Gigabyte, ~50 nanosec
  - PCM-DIMM (Intel Optane DC DIMM), Gigabyte, ~200 nanosec
  - PCM-SSD (Intel Optane SSD), Gigabyte, ~10 \( \mu \)s
  - Flash memory, Gigabyte~Terabyte, ~100 \( \mu \)s
  - Hard Disk, Terabyte, ~10 millisecond

- **Faster is more expensive (dollars and chip area)**
  - SRAM, < 0.3$ per Megabyte
  - DRAM, < 0.03$ per Megabyte
  - PCM-DIMM (Intel Optane DC DIMM), < 0.004$ per Megabyte
  - PCM-SSD, < 0.001$ per Megabyte
  - Flash memory, < 0.00008$ per Megabyte
  - Hard Disk, < 0.00003$ per Megabyte
  - **These sample values (circa ~2021) scale with time**

- **Other technologies have their place as well**
  - MRAM, RRAM, STT-MRAM, ... (not mature yet)
## The Problem (Table View)

<table>
<thead>
<tr>
<th>Memory Device</th>
<th>Capacity</th>
<th>Latency</th>
<th>Cost per Megabyte</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRAM</td>
<td>512 Bytes</td>
<td>sub-nanosec</td>
<td></td>
</tr>
<tr>
<td>SRAM</td>
<td>KByte~MByte</td>
<td>~nanosec</td>
<td>&lt; 0.3$</td>
</tr>
<tr>
<td>DRAM</td>
<td>Gigabyte</td>
<td>~50 nanosec</td>
<td>&lt; 0.03$</td>
</tr>
<tr>
<td>PCM-DIMM</td>
<td>Gigabyte</td>
<td>~200 nanosec</td>
<td>&lt; 0.004$</td>
</tr>
<tr>
<td>(Intel Optane DC DIMM)</td>
<td>Gigabyte</td>
<td>~10 µs</td>
<td>&lt; 0.001$</td>
</tr>
<tr>
<td>PCM-SSD</td>
<td>Gigabyte</td>
<td>~100 µs</td>
<td>&lt; 0.00008$</td>
</tr>
<tr>
<td>(Intel Optane SSD)</td>
<td>~Terabyte</td>
<td>~100 µs</td>
<td>&lt; 0.000008$</td>
</tr>
<tr>
<td>Flash memory</td>
<td>Gigabyte</td>
<td>~10 millisec</td>
<td>&lt; 0.00003$</td>
</tr>
<tr>
<td>Hard Disk</td>
<td>Terabyte</td>
<td>~10 millisec</td>
<td></td>
</tr>
</tbody>
</table>

- **Bigger is slower**
- **Faster is more expensive** (dollars and chip area)

These sample values (circa ~2021) scale with time.
Aside: The Problem (2011 Version)

- **Bigger is slower**
  - SRAM, 512 Bytes, sub-nanosec
  - SRAM, KByte~MByte, ~nanosec
  - DRAM, Gigabyte, ~50 nanosec
  - Hard Disk, Terabyte, ~10 millisec

- **Faster is more expensive (dollars and chip area)**
  - SRAM, < 10$ per Megabyte
  - DRAM, < 1$ per Megabyte
  - Hard Disk < 1$ per Gigabyte
  - These sample values (circa ~2011) scale with time

- **Other technologies have their place as well**
  - Flash memory (mature), PC-RAM, MRAM, RRAM (not mature yet)
Why Memory Hierarchy?

- We want **both** fast and large

- But, we cannot achieve both with a single level of memory

- Idea: Have multiple levels of storage (progressively bigger and slower as the levels are farther from the processor) and ensure most of the data the processor needs is kept in the fast(er) level(s)
The Memory Hierarchy

With good locality of reference, memory appears as fast as and as large as.

move what you use here

backup everything here

large but slow

faster per byte

cheaper per byte
Memory Hierarchy

- Fundamental tradeoff
  - Fast memory: small
  - Large memory: slow
- Idea: Memory hierarchy

- Latency, cost, size, bandwidth
Memory Hierarchy Example

"top-level"

L1 Cache

L2 Cache

L3 Cache

"bottom-level"

Main Memory

<table>
<thead>
<tr>
<th>capacity</th>
<th>latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>10's of KB</td>
<td>≈ 1ns</td>
</tr>
<tr>
<td>100's of KB</td>
<td>&lt; 5ns</td>
</tr>
<tr>
<td>several MB</td>
<td>≈ 10ns</td>
</tr>
<tr>
<td>several GB</td>
<td>≈ 100ns</td>
</tr>
</tbody>
</table>

Locality

- One’s recent past is a very good predictor of his/her near future.

- **Temporal Locality**: If you just did something, it is very likely that you will do the same thing again soon
  - since you are here today, there is a good chance you will be here again and again regularly

- **Spatial Locality**: If you did something, it is very likely you will do something similar/related (in space)
  - every time I find you in this room, you are probably sitting close to the same people
Memory Locality

- A “typical” program has a lot of locality in memory references
  - typical programs are composed of “loops”

- 
  Temporal: A program tends to reference the same memory location many times and all within a small window of time

- Spatial: A program tends to reference nearby memory locations within a window of time
  - most notable examples:
    1. instruction memory references → most sequential/streaming
    2. references to arrays/vectors → often streaming/strided
Caching Basics: Exploit Temporal Locality

- **Idea:** Store recently accessed data in automatically-managed fast memory (called cache)

- **Anticipation:** same mem. location will be accessed again soon

- **Temporal locality** principle
  - Recently accessed data will be again accessed in the near future
  - This is what Maurice Wilkes had in mind:
    - “The use is discussed of a fast core memory of, say 32000 words as a slave to a slower core memory of, say, one million words in such a way that in practical cases the effective access time is nearer that of the fast memory than that of the slow memory.”
Caching Basics: Exploit Spatial Locality

- **Idea:** Store data in addresses adjacent to the recently accessed one in automatically-managed fast memory
  - Logically divide memory into equal-size blocks
  - Fetch to cache the accessed block in its entirety
- **Anticipation:** nearby memory locations will be accessed soon

- **Spatial locality** principle
  - Nearby data in memory will be accessed in the near future
    - E.g., sequential instruction access, array traversal
  - This is what IBM 360/85 implemented
    - 16 Kbyte cache with 64 byte blocks
The Bookshelf Analogy

- Book in your hand
- Desk
- Bookshelf
- Boxes at home
- Boxes in storage

- Recently-used books tend to stay on desk
  - Comp Arch books, books for classes you are currently taking
  - Until the desk gets full
- Adjacent books in the shelf needed around the same time
  - If I have organized/categorized my books well in the shelf
Caching in a Pipelined Design

- The cache needs to be tightly integrated into the pipeline
  - Ideally, access in 1-cycle so that load-dependent operations do not stall
- High frequency pipeline → Cannot make the cache large
  - But, we want a large cache AND a pipelined design
- Idea: Cache hierarchy

Diagram:
- CPU
- RF
- Level 1 Cache
- Level 2 Cache
- Main Memory (DRAM)
A Note on Manual vs. Automatic Management

**Manual:** Programmer manages data movement across levels
-- too painful for programmers on substantial programs
- “core” vs “drum” memory in the 1950s
- done in embedded processors (on-chip scratchpad SRAM in lieu of a cache), GPUs (called “shared memory”), ML accelerators, ...

**Automatic:** Hardware manages data movement across levels, transparently to the programmer
++ programmer’s life is easier
- the average programmer doesn’t need to know about caches
  - You don’t need to know how big the cache is and how it works to write a “correct” program! (What if you want a “fast” program?)
Caches and Scratchpad in a Modern GPU

Nvidia Ampere, 2020

Cores:
128 Streaming Multiprocessors

L1 Cache or
Scratchpad:
192KB per SM
Can be used as L1 Cache
and/or Scratchpad

L2 Cache:
40 MB shared
Cerebras’s Wafer Scale Engine (2019)

- The largest ML accelerator chip
- 400,000 cores
- 18 GB of on-chip memory
- 9 PB/s memory bandwidth

**Cerebras WSE**
- 1.2 Trillion transistors
- 46,225 mm²

**Largest GPU**
- 21.1 Billion transistors
- 815 mm²

https://www.anandtech.com/show/14758/hot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning
https://www.cerebras.net/cerebras-wafer-scale-engine-why-we-need-big-chips-for-deep-learning
Scratchpad Memory in Cerebras WSE

- **Scratchpad Memory**
  - Highly parallel and distributed scratchpad SRAM memory with 2D mesh interconnection fabric across tiles
  - 16-byte read and 8-byte write single-cycle latency
  - 48 KB scratchpad in each tile, totaling 18 GB on the full chip
  - No shared memory

---

Cerebras’s Wafer Scale Engine-2 (2021)

- The largest ML accelerator chip
- 850,000 cores
- 40 GB of on-chip memory
- 20 PB/s memory bandwidth

Cerebras WSE-2
2.6 Trillion transistors
46,225 mm²

Largest GPU
54.2 Billion transistors
826 mm²
NVIDIA Ampere GA100

https://cerebras.net/product/#overview
Automatic Management in Memory Hierarchy


**Slave Memories and Dynamic Storage Allocation**

**M. V. WILKES**

**Summary**

The use is discussed of a fast core memory of, say, 32,000 words as a slave to a slower core memory of, say, one million words in such a way that in practical cases the effective access time is nearer that of the fast memory than that of the slow memory.

- “By a slave memory I mean one which automatically accumulates to itself words that come from a slower main memory, and keeps them available for subsequent use without it being necessary for the penalty of main memory access to be incurred again.”
Historical Aside: Other Cache Papers

  - [http://dl.acm.org/citation.cfm?id=366800](http://dl.acm.org/citation.cfm?id=366800)

Cache in 1962 (Bloom, Cohen, Porter)
A Modern Memory Hierarchy

Register File
32 words, sub-nsec

L1 cache
~10s of KB, ~nsec

L2 cache
100s of KB ~ few MB, many nsec

L3 cache, many MBs, even more nsec

Main memory (DRAM), Many GBs, ~100 nsec

Swap Disk
~100 GB or few TB, ~10s of usec-msec

Memory Abstraction

demand paging

manual/compiler
register spilling

automatic
HW cache
management

manual/compiler
register spilling
Hierarchical Latency Analysis

- For a given memory hierarchy level $i$, it has a technology-intrinsic access time of $t_i$. The **perceived access time** $T_i$ is longer than $t_i$.
- Except for the outer-most hierarchy, when looking for a given address there is
  - a chance (hit-rate $h_i$) you “hit” and access time is $t_i$
  - a chance (miss-rate $m_i$) you “miss” and access time $t_i + T_{i+1}$
  - $h_i + m_i = 1$
- Thus
  \[
  T_i = h_i \cdot t_i + m_i \cdot (t_i + T_{i+1}) \\
  T_i = t_i + m_i \cdot T_{i+1}
  \]

$h_i$ and $m_i$ are defined to be the hit-rate and miss-rate of just the references that missed at $L_{i-1}$.
Hierarchy Design Considerations

- Recursive latency equation
  \[ T_i = t_i + m_i \cdot T_{i+1} \]

- The goal: achieve desired \( T_1 \) within allowed cost

- \( T_i \approx t_i \) is desirable

- Keep \( m_i \) low
  - increasing capacity \( C_i \) lowers \( m_i \), but beware of increasing \( t_i \)
  - lower \( m_i \) by smarter cache management (replacement::anticipate what you don’t need, prefetching::anticipate what you will need)

- Keep \( T_{i+1} \) low
  - faster lower hierarchies, but beware of increasing cost
  - introduce intermediate hierarchies as a compromise
Intel Pentium 4 Example

https://download.intel.com/newsroom/kits/40thanniversary/gallery/images/Pentium_4_6xx-die.jpg
Intel Pentium 4 Example

- 90nm P4, 3.6 GHz
- L1 D-cache
  - \( C_1 = 16 \text{ kB} \)
  - \( t_1 = 4 \text{ cyc int} / 9 \text{ cycle fp} \)
- L2 D-cache
  - \( C_2 = 1024 \text{ kB} \)
  - \( t_2 = 18 \text{ cyc int} / 18 \text{ cyc fp} \)
- Main memory
  - \( t_3 = \sim 50\text{ns or 180 cyc} \)
- Notice
  - best case latency is not 1
  - worst case access latencies are into 500+ cycles

\[
\begin{align*}
\text{if } m_1 &= 0.1, m_2 = 0.1 \\
T_1 &= 7.6, T_2 = 36
\end{align*}
\]
\[
\begin{align*}
\text{if } m_1 &= 0.01, m_2 = 0.01 \\
T_1 &= 4.2, T_2 = 19.8
\end{align*}
\]
\[
\begin{align*}
\text{if } m_1 &= 0.05, m_2 = 0.01 \\
T_1 &= 5.00, T_2 = 19.8
\end{align*}
\]
\[
\begin{align*}
\text{if } m_1 &= 0.01, m_2 = 0.50 \\
T_1 &= 5.08, T_2 = 108
\end{align*}
\]
Cache Basics and Operation
Cache

- Any structure that “memoizes” frequently used results/data
  - to avoid repeating the long-latency operations required to reproduce/fetch the results/data from scratch
  - e.g., a web cache

- Most commonly in the processor design context: an automatically-managed memory structure
  - e.g., memoize in fast SRAM the most frequently or recently accessed DRAM memory locations to avoid repeatedly paying for the DRAM access latency
Conceptual Picture of a Cache

Logical Organization of a Cache (I)

- A key question: **How to map chunks of the main memory address space to blocks in the cache?**
  - Which location in cache can a given “main memory chunk” be placed in?
Logical Organization of a Cache (II)

- A key question: How to map chunks of the main memory address space to blocks in the cache?
  - Which location in cache can a given “main memory chunk” be placed in?

Caching Basics

- **Block (line):** Unit of storage in the cache
  - Memory is logically divided into blocks that map to potential locations in the cache

- **On a reference:**
  - **HIT:** If in cache, use cached data instead of accessing memory
  - **MISS:** If not in cache, bring block into cache
    - May have to evict some other block

- **Some important cache design decisions**
  - **Placement:** where and how to place/find a block in cache?
  - **Replacement:** what data to remove to make room in cache?
  - **Granularity of management:** large or small blocks? Subblocks?
  - **Write policy:** what do we do about writes?
  - **Instructions/data:** do we treat them separately?
Cache Abstraction and Metrics

- Cache hit rate = (# hits) / (# hits + # misses) = (# hits) / (# accesses)
- Average memory access time (AMAT)
  = (hit-rate * hit-latency) + (miss-rate * miss-latency)
- Important Aside: *Is reducing AMAT always beneficial for performance?*

Diagram:

```
Address -> Tag Store
(is the address in the cache? + bookkeeping) -> Hit/miss?
```

```
Tag Store
Data Store
(stores memory blocks)
```

Data
A Basic Hardware Cache Design

- We will start with a basic hardware cache design
- Then, we will examine a multitude of ideas to make it better
Blocks and Addressing the Cache

- Main memory logically divided into fixed-size chunks (blocks)
- **Cache** can house only a **limited** number of blocks
Blocks and Addressing the Cache

- Main memory logically divided into fixed-size chunks (blocks)
- **Cache** can house only a **limited** number of blocks

- Each **block address** maps to a potential location in the cache, determined by the **index bits** in the address
  - used to index into the tag and data stores

- **Cache access:**
  1) index into the tag and data stores with index bits in address
  2) check valid bit in tag store
  3) compare tag bits in address with the stored tag in tag store

- If a block is in the cache (cache hit), the stored tag should be valid and match the tag of the block
Let’s See A Toy Example

- We will examine a direct-mapped cache first
- **Direct-mapped:** A given main memory block can be placed in only one possible location in the cache
- Toy example: 256-byte memory, 64-byte cache, 8-byte blocks

---

Direct-Mapped Cache: Placement and Access

- Assume byte-addressable main memory: 256 bytes, 8-byte blocks → 32 blocks
- Assume cache: 64 bytes, 8 blocks
  - Direct-mapped: A block can go to only one location
  - Blocks with same index contend for the same cache location
    - Cause conflict misses when accessed consecutively

```
| Block: 00000 | Block: 00001 | Block: 00010 | Block: 00011 | Block: 00100 | Block: 00101 |
| Block: 00110 | Block: 00111 | Block: 01000 | Block: 01001 | Block: 01010 | Block: 01011 |
| Block: 01100 | Block: 01101 | Block: 01110 | Block: 01111 | Block: 10000 | Block: 10001 |
| Block: 10010 | Block: 10011 | Block: 10100 | Block: 10101 | Block: 10110 | Block: 10111 |
| Block: 11000 | Block: 11001 | Block: 11010 | Block: 11011 | Block: 11100 | Block: 11101 |
| Block: 11110 | Block: 11111 |
```

**Diagram:**
- Tag store
- Data store
- Address
- Tag
- Hit?
- Data
- MUX
- Byte in block
Direct-Mapped Caches

- **Direct-mapped cache**: Two blocks in memory that map to the same index in the cache cannot be present in the cache at the same time
  - One index $\rightarrow$ one entry

- Can lead to 0% hit rate if more than one block accessed in an interleaved manner map to the same index
  - Assume addresses A and B have the same index bits but different tag bits
  - A, B, A, B, A, B, A, B, ... $\rightarrow$ conflict in the cache index
  - All accesses are conflict misses
Set Associativity

- Addresses N and N+8 always conflict in direct mapped cache
- Instead of having one column of 8, have 2 columns of 4 blocks

Key idea: Associative memory within the set
+ Accommodates conflicts better (fewer conflict misses)
-- More complex, slower access, larger tag store
Higher Associativity

- 4-way

+ Likelihood of conflict misses even lower
-- More tag comparators and wider data mux; larger tags
### Full Associativity

- **Fully associative cache**
  - A block can be placed in *any* cache location

---

**Tag store**

```
```

**Logic**

```
Hit?
```

**Data store**

```
```

---

**Address**
- **tag**: 5 bits
- **byte in block**: 3 bits

---

**MUX**

- **byte in block**
Associativity (and Tradeoffs)

- **Degree of associativity**: How many blocks can map to the same index (or set)?

- Higher associativity
  - ++ Higher hit rate
  - -- Slower cache access time (hit latency and data access latency)
  - -- More expensive hardware (more comparators)

- Diminishing returns from higher associativity
Issues in Set-Associative Caches

- Think of each block in a set having a “priority”
  - Indicating how important it is to keep the block in the cache
- Key issue: How do you determine/adjust block priorities?
- There are three key decisions in a set:
  - Insertion, promotion, eviction (replacement)

- Insertion: What happens to priorities on a cache fill?
  - Where to insert the incoming block, whether or not to insert the block
- Promotion: What happens to priorities on a cache hit?
  - Whether and how to change block priority
- Eviction/replacement: What happens to priorities on a cache miss?
  - Which block to evict and how to adjust priorities
Eviction/Replacement Policy

- **Which block** in the set **to replace** on a cache miss?
  - Any invalid block first
  - If all are valid, consult the replacement policy
    - Random
    - FIFO
    - Least recently used (how to implement?)
    - Not most recently used
    - Least frequently used?
    - Least costly to re-fetch?
      - Why would memory accesses have different cost?
- Hybrid replacement policies
- Optimal replacement policy?
We Will Cover The Remaining Slides in Future Lectures
Implementing LRU

- Idea: Evict the least recently accessed block
- Problem: Need to keep track of access ordering of blocks

Question: 2-way set associative cache:
- What do you need to implement LRU perfectly?

Question: 4-way set associative cache:
- What do you need to implement LRU perfectly?
- How many different orderings possible for the 4 blocks in the set?
- How many bits needed to encode the LRU order of a block?
- What is the logic needed to determine the LRU victim?
Approximations of LRU

- Most modern processors do not implement “true LRU” (also called “perfect LRU”) in highly-associative caches

- Why?
  - True LRU is complex
  - LRU is an approximation to predict locality anyway (i.e., not the best possible cache management policy)

- Examples:
  - Not MRU (not most recently used)
  - Hierarchical LRU: divide the N-way set into M “groups”, track the MRU group and the MRU way in each group
  - Victim-NextVictim Replacement: Only keep track of the victim and the next victim
Cache Replacement Policy: LRU or Random

- LRU vs. Random: Which one is better?
  - Example: 4-way cache, cyclic references to A, B, C, D, E
    - 0% hit rate with LRU policy
- Set thrashing: When the “program working set” in a set is larger than set associativity
  - Random replacement policy is better when thrashing occurs
- In practice:
  - Depends on workload
  - Average hit rate of LRU and Random are similar
- Best of both Worlds: Hybrid of LRU and Random
  - How to choose between the two? Set sampling
What Is the Optimal Replacement Policy?

- Belady’s OPT
  - Replace the block that is going to be referenced furthest in the future by the program
  - How do we implement this? Simulate?

Is this optimal for minimizing miss rate?

Is this optimal for minimizing execution time?
  - No. Cache miss latency/cost varies from block to block!
  - Two reasons: Remote vs. local caches and miss overlapping
Recommended Reading

- Key observation: Some misses more costly than others as their latency is exposed as stall time. Reducing miss rate is not always good for performance. Cache replacement should take into account cost of misses.

- Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu, and Yale N. Patt, "A Case for MLP-Aware Cache Replacement"

A Case for MLP-Aware Cache Replacement

Moinuddin K. Qureshi    Daniel N. Lynch    Onur Mutlu    Yale N. Patt
Department of Electrical and Computer Engineering
The University of Texas at Austin
{moin, lynch, onur, patt}@hps.utexas.edu
What’s In A Tag Store Entry?

- Valid bit
- Tag
- Replacement policy bits

- Dirty bit?
  - Write back vs. write through caches
Handling Writes (I)

- When do we write the modified data in a cache to the next level?
  - Write through: At the time the write happens
  - Write back: When the block is evicted

- Write-back
  + Can combine multiple writes to the same block before eviction
    - Potentially saves bandwidth between cache levels + saves energy
  -- Need a bit in the tag store indicating the block is “dirty/modified”

- Write-through
  + Simpler
  + All levels are up to date
    - Consistency: Simpler cache coherence because no need to check close-to-processor caches’ tag stores for presence
  -- More bandwidth intensive; no combining of writes
Handling Writes (II)

- Do we allocate a cache block on a write miss?
  - Allocate on write miss: Yes
  - No-allocate on write miss: No

- Allocate on write miss
  + Can combine writes instead of writing each of them individually to next level
  + Simpler because write misses can be treated the same way as read misses
  -- Requires transfer of the whole cache block

- No-allocate
  + Conserves cache space if locality of writes is low (potentially better cache hit rate)
Handling Writes (III)

- What if the processor writes to an entire block over a small amount of time?

- Is there any need to bring the block into the cache from memory in the first place?

- Why do we not simply write to only a *portion* of the block, i.e., subblock
  - E.g., 4 bytes out of 64 bytes
  - Problem: Valid and dirty bits are associated with the entire 64 bytes, not with each individual 4 bytes
Subblocked (Sectored) Caches

- Idea: Divide a block into subblocks (or sectors)
  - Have separate valid and dirty bits for each subblock (sector)
  - Allocate only a subblock (or a subset of subblocks) on a request

++ No need to transfer the entire cache block into the cache
   (A write simply validates and updates a subblock)
++ More freedom in transferring subblocks into the cache (a cache block does not need to be in the cache fully)
   (How many subblocks do you transfer on a read?)

-- More complex design
-- May not exploit spatial locality fully
Instruction vs. Data Caches

- Separate or Unified?

- Pros and Cons of Unified:
  - Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., separate I and D caches)
  - Instructions and data can thrash each other (i.e., no guaranteed space for either)
  - I and D are accessed in different places in the pipeline. Where do we place the unified cache for fast access?

- First level caches are almost always split
  - Mainly for the last reason above
- Higher level caches are almost always unified
Multi-level Caching in a Pipelined Design

- First-level caches (instruction and data)
  - Decisions very much affected by cycle time
  - Small, lower associativity; latency is critical
  - Tag store and data store usually accessed in parallel

- Second-level caches
  - Decisions need to balance hit rate and access latency
  - Usually large and highly associative; latency not as important
  - Tag store and data store can be accessed serially

- Serial vs. Parallel access of levels
  - Serial: Second level cache accessed only if first-level misses
  - Second level does not see the same accesses as the first
    - First level acts as a filter (filters some temporal and spatial locality)
    - Management policies are therefore different
Deeper and Larger Cache Hierarchies

Core Count:
8 cores/16 threads

L1 Caches:
32 KB per core

L2 Caches:
512 KB per core

L3 Cache:
32 MB shared

AMD Ryzen 5000, 2020

Deeper and Larger Cache Hierarchies

IBM POWER10, 2020

**Cores:**
15-16 cores, 8 threads/core

**L2 Caches:**
2 MB per core

**L3 Cache:**
120 MB shared
Deeper and Larger Cache Hierarchies

Nvidia Ampere, 2020

Cores:
128 Streaming Multiprocessors

L1 Cache or Scratchpad:
192KB per SM
Can be used as L1 Cache and/or Scratchpad

L2 Cache:
40 MB shared

**NVIDIA V100 & A100 Memory Hierarchy**

- Example of data movement between GPU global memory (DRAM) and GPU cores.

A100 improves SM bandwidth efficiency with a new load-global-store-shared asynchronous copy instruction that bypasses L1 cache and register file (RF). Additionally, A100’s more efficient Tensor Cores reduce shared memory (SMEM) loads.

A100 feature: Direct copy from L2 to scratchpad, bypassing L1 and register file.

Cache Performance
Cache Parameters vs. Miss/Hit Rate

- Cache size
- Block size
- Associativity
- Replacement policy
- Insertion/Placement policy
Cache Size

- **Cache size**: total data (not including tag) capacity
  - bigger can exploit temporal locality better
  - not ALWAYS better

- **Too large** a cache adversely affects hit and miss latency
  - smaller is faster => bigger is slower
  - access time may degrade critical path

- **Too small** a cache
  - doesn’t exploit temporal locality well
  - useful data replaced often

- **Working set**: the whole set of data the executing application references
  - Within a time interval
Block Size

- Block size is the data that is associated with an address tag
  - not necessarily the unit of transfer between hierarchies
    - **Sub-blocking**: A block divided into multiple pieces (each w/ V/D bits)

- **Too small** blocks
  - don’t exploit spatial locality well
  - have larger tag overhead

- **Too large** blocks
  - too few total # of blocks $\rightarrow$ less temporal locality exploitation
  - waste of cache space and bandwidth/energy
    - if spatial locality is not high

![Graph showing hit rate vs. block size](image_url)
Large Blocks: Critical-Word and Subbblocking

- Large cache blocks can take a long time to fill into the cache
  - fill cache line critical word first
  - restart cache access before complete fill

- Large cache blocks can waste bus bandwidth
  - divide a block into subblocks
  - associate separate valid and dirty bits for each subblock
  - Recall: When is this useful?

| v | d | subblock | v | d | subblock | • | • | • | • | v | d | subblock | tag |
Associativity

- How many blocks can be present in the same index (i.e., set)?

**Larger associativity**
- lower miss rate (reduced conflicts)
- higher hit latency and area cost (plus diminishing returns)

**Smaller associativity**
- lower cost
- lower hit latency
  - Especially important for L1 caches

- Is power of 2 associativity required?
Classification of Cache Misses

- **Compulsory miss**
  - first reference to an address (block) always results in a miss
  - subsequent references should hit unless the cache block is displaced for the reasons below

- **Capacity miss**
  - cache is too small to hold everything needed
  - defined as the misses that would occur even in a fully-associative cache (with optimal replacement) of the same capacity

- **Conflict miss**
  - defined as any miss that is neither a compulsory nor a capacity miss
How to Reduce Each Miss Type

- **Compulsory**
  - Caching cannot help
  - Prefetching can: Anticipate which blocks will be needed soon

- **Conflict**
  - More associativity
  - Other ways to get more associativity without making the cache associative
    - Victim cache
    - Better, randomized indexing
    - Software hints?

- **Capacity**
  - Utilize cache space better: keep blocks that will be referenced
  - Software management: divide working set and computation such that each “computation phase” fits in cache
How to Improve Cache Performance

- Three fundamental goals

- Reducing miss rate
  - Caveat: reducing miss rate can reduce performance if more costly-to-refetch blocks are evicted

- Reducing miss latency or miss cost

- Reducing hit latency or hit cost

- The above three together affect performance
Improving Basic Cache Performance

- Reducing miss rate
  - More associativity
  - Alternatives/enhancements to associativity
    - Victim caches, hashing, pseudo-associativity, skewed associativity
  - Better replacement/insertion policies
  - Software approaches

- Reducing miss latency/cost
  - Multi-level caches
  - Critical word first
  - Subblocking/sectoring
  - Better replacement/insertion policies
  - Non-blocking caches (multiple cache misses in parallel)
  - Multiple accesses per cycle
  - Software approaches
Software Approaches for Higher Hit Rate

- Restructuring data access patterns
- Restructuring data layout
- Loop interchange
- Data structure separation/merging
- Blocking
- ...
Restructuring Data Access Patterns (I)

- **Idea:** Restructure data layout or data access patterns
- **Example:** If column-major
  - $x[i+1,j]$ follows $x[i,j]$ in memory
  - $x[i,j+1]$ is far away from $x[i,j]$

<table>
<thead>
<tr>
<th>Poor code</th>
<th>Better code</th>
</tr>
</thead>
<tbody>
<tr>
<td>for $i = 1$, rows</td>
<td>for $j = 1$, columns</td>
</tr>
<tr>
<td>for $j = 1$, columns</td>
<td>for $i = 1$, rows</td>
</tr>
<tr>
<td>sum = sum + $x[i,j]$</td>
<td>sum = sum + $x[i,j]$</td>
</tr>
</tbody>
</table>

- This is called **loop interchange**
- Other optimizations can also increase hit rate
  - Loop fusion, array merging, ...
Restructuring Data Access Patterns (II)

- **Blocking**
  - Divide loops operating on arrays into computation chunks so that each chunk can hold its data in the cache.
  - Avoids cache conflicts between different chunks of computation.
  - Essentially: Divide the working set so that each piece fits in the cache.

- Also called **Tiling**
Restructuring Data Layout (I)

- Pointer based traversal (e.g., of a linked list)
- Assume a huge linked list (1B nodes) and unique keys

```
struct Node {
    struct Node* next;
    int key;
    char [256] name;
    char [256] school;
}

while (node) {
    if (node->key == input-key) {
        // access other fields of node
    }
    node = node->next;
}
```

- Why does the code on the left have poor cache hit rate?
  - “Other fields” occupy most of the cache line even though rarely accessed!
Restructuring Data Layout (II)

- Idea: separate frequently-used fields of a data structure and pack them into a separate data structure

- Who should do this?
  - Programmer
  - Compiler
  - Profiling vs. dynamic
  - Hardware?
  - Who can determine what is frequently used?

```c
struct Node {
    struct Node* next;
    int key;
    struct Node-data* node-data;
};

struct Node-data {
    char [256] name;
    char [256] school;
};

while (node) {
    if (node->key == input-key) {
        // access node->node-data
    }
    node = node->next;
}
```
Improving Basic Cache Performance

- Reducing miss rate
  - More associativity
  - Alternatives/enhancements to associativity
    - Victim caches, hashing, pseudo-associativity, skewed associativity
  - Better replacement/insertion policies
  - **Software approaches**

- Reducing miss latency/cost
  - Multi-level caches
  - Critical word first
  - Subblocking/sectoring
  - **Better replacement/insertion policies**
  - Non-blocking caches (multiple cache misses in parallel)
  - Multiple accesses per cycle
  - **Software approaches**
Miss Latency/Cost

- What is miss latency or miss cost affected by?
  - Where does the miss get serviced from?
    - Local vs. remote memory
    - What level of cache in the hierarchy?
    - Row hit versus row miss
    - Queueing delays in the memory controller and the interconnect
    - ...
  - How much does the miss stall the processor?
    - Is it overlapped with other latencies?
    - Is the data immediately needed?
    - ...

Memory Level Parallelism (MLP) means generating and servicing multiple memory accesses in parallel [Glew’ 98].

Several techniques to improve MLP (e.g., out-of-order execution).

MLP varies. Some misses are isolated and some parallel.

How does this affect cache replacement?
Traditional Cache Replacement Policies

- Traditional cache replacement policies try to reduce miss count

- **Implicit assumption**: Reducing miss count reduces memory-related stall time

- Misses with varying cost/MLP **breaks** this assumption!

- Eliminating an isolated miss helps performance more than eliminating a parallel miss

- Eliminating a higher-latency miss could help performance more than eliminating a lower-latency miss
Misses to blocks P1, P2, P3, P4 can be parallel
Misses to blocks S1, S2, and S3 are isolated

Two replacement algorithms:
1. Minimizes miss count (Belady’s OPT)
2. Reduces isolated miss (MLP-Aware)

For a fully associative cache containing 4 blocks
Fewest Misses ≠ Best Performance

Belady’s OPT replacement

MLP-Aware replacement

Hit/Miss: H H H H M H H H H H M M M M
Time: stall
Misses=4
Stalls=4
Saved cycles

Hit/Miss: H M M M M H M M M M H H H H
Time: stall
Misses=6
Stalls=2
Recommended: MLP-Aware Cache Replacement

- How do we incorporate MLP into replacement decisions?

A Case for MLP-Aware Cache Replacement

Moinuddin K. Qureshi  Daniel N. Lynch  Onur Mutlu  Yale N. Patt
Department of Electrical and Computer Engineering
The University of Texas at Austin
{moin, lynch, onur, patt}@hps.utexas.edu
Victim Cache: Reducing Conflict Misses


Idea: Use a small fully-associative buffer (victim cache) to store recently evicted blocks

- Can avoid ping ponging of cache blocks mapped to the same set (if two cache blocks continuously accessed in nearby time conflict with each other)
- Increases miss latency if accessed serially with L2; adds complexity
Lectures on Cache Optimizations

Peripheral Logic for True Multiporting

Computer Architecture - Lecture 4a: Cache Design (ETH Zürich, Fall 2018)

1,437 views • Sep 29, 2018

Onur Mutlu Lectures
16.3K subscribers

https://www.youtube.com/watch?v=55oYBm9cifI&list=PL5Q2soXY2Zi9JXe3ywQMhylk_d5dl-TM7&index=6
Lectures on Cache Optimizations

Fewest Misses ≠ Best Performance

- P4 P3 P2 P1 → P1 P2 P3 P4 → S1 → S2 → S3

- Hit/Miss: H H H M
- Time: stall

- Misses = 4
- Stalls = 4

Belady's OPT replacement

- Hit/Miss: H M M M
- Time: stall

MLP-Aware replacement

- Misses = 6
- Stalls = 2
Lecture on Cache Optimizations

- **Computer Architecture, Fall 2017, Lecture 3**
  - Cache Management & Memory Parallelism (ETH, Fall 2017)
  - [https://www.youtube.com/watch?v=OyomXCHNJDA&list=PL5Q2soXY2Zi9OhoVQBXyFIYZywZXCPl4M_&index=3](https://www.youtube.com/watch?v=OyomXCHNJDA&list=PL5Q2soXY2Zi9OhoVQBXyFIYZywZXCPl4M_&index=3)

- **Computer Architecture, Fall 2018, Lecture 4a**
  - Cache Design (ETH, Fall 2018)
  - [https://www.youtube.com/watch?v=55oYBm9cifI&list=PL5Q2soXY2Zi9JXe3ywQMhlk_d5dI-TM7&index=6](https://www.youtube.com/watch?v=55oYBm9cifI&list=PL5Q2soXY2Zi9JXe3ywQMhlk_d5dI-TM7&index=6)

- **Computer Architecture, Spring 2015, Lecture 19**
  - High Performance Caches (CMU, Spring 2015)
  - [https://www.youtube.com/watch?v=jDHx2K9HxlM&list=PL5PHm2jkkXmi5CxxI7b3JCL1TWybTDtKq&index=21](https://www.youtube.com/watch?v=jDHx2K9HxlM&list=PL5PHm2jkkXmi5CxxI7b3JCL1TWybTDtKq&index=21)
Multi-Core Issues in Caching
Caches in a Multi-Core System
Caches in Multi-Core Systems

- Cache efficiency becomes even more important in a multi-core/multi-threaded system
  - Memory bandwidth is at premium
  - Cache space is a limited resource across cores/threads

- How do we design the caches in a multi-core system?

- Many decisions
  - Shared vs. private caches
  - How to maximize performance of the entire system?
  - How to provide QoS to different threads in a shared cache?
  - Should cache management algorithms be aware of threads?
  - How should space be allocated to threads in a shared cache?
Private vs. Shared Caches

- **Private** cache: Cache belongs to one core (a shared block can be in multiple caches)
- **Shared** cache: Cache is shared by multiple cores
Resource Sharing Concept and Advantages

- **Idea:** Instead of dedicating a hardware resource to a hardware context, allow multiple contexts to use it
  - Example resources: functional units, pipeline, caches, buses, memory

- **Why?**
  - Resource sharing *improves utilization/efficiency* $\rightarrow$ *throughput*
    - When a resource is left idle by one thread, another thread can use it; no need to replicate shared data
  - *Reduces communication latency*
    - For example, data shared between multiple threads can be kept in the same cache in multithreaded processors
  - *Compatible with the shared memory programming model*
Resource Sharing Disadvantages

- Resource sharing results in **contention for resources**
  - When the resource is not idle, another thread cannot use it
  - If space is occupied by one thread, another thread needs to re-occupy it

- **Sometimes reduces each or some thread’s performance**
  - Thread performance can be worse than when it is run alone

- **Eliminates performance isolation** → inconsistent performance across runs
  - Thread performance depends on co-executing threads

- Uncontrolled (free-for-all) sharing **degrades QoS**
  - Causes unfairness, starvation

Need to efficiently and fairly utilize shared resources
Private vs. Shared Caches

- **Private** cache: Cache belongs to one core (a shared block can be in multiple caches)
- **Shared** cache: Cache is shared by multiple cores
Shared Caches Between Cores

- **Advantages:**
  - High effective capacity
  - Dynamic partitioning of available cache space
    - No fragmentation due to static partitioning
    - If one core does not utilize some space, another core can
  - Easier to maintain coherence (a cache block is in a single location)

- **Disadvantages**
  - Slower access (cache not tightly coupled with the core)
  - Cores incur conflict misses due to other cores’ accesses
    - Misses due to inter-core interference
    - Some cores can destroy the hit rate of other cores
  - Guaranteeing a minimum level of service (or fairness) to each core is harder (how much space, how much bandwidth?)
Cache Coherence
Basic question: If multiple processors cache the same block, how do they ensure they all see a consistent state?
The Cache Coherence Problem

ld r2, x

P1

Interconnection Network

P2

Main Memory

x

1000
The Cache Coherence Problem

ld r2, x

P1

1000

Interconnection Network

P2

ld r2, x

1000

x

Main Memory
The Cache Coherence Problem

P1

ld r2, x
add r1, r2, r4
st x, r1

2000

Interconnection Network

1000

P2

ld r2, x

x 1000

Main Memory
The Cache Coherence Problem

ld r2, x
add r1, r2, r4
st x, r1

ld r2, x
Should NOT load 1000
ld r5, x

Main Memory

Interconnection Network

P1

P2

2000
1000

x 1000
Lecture on Cache Coherence

Computer Architecture - Lecture 21: Cache Coherence (ETH Zürich, Fall 2020)

1,419 views - Dec 4, 2020

https://www.youtube.com/watch?v=T9WlyzeaII&list=PL5Q2soXY2Zi9xidylGxBxUz7xRPS-wisBN&index=38
Lecture on Cache Coherence

- Computer Architecture, Fall 2020, Lecture 21
  - Cache Coherence (ETH, Fall 2020)
  - https://www.youtube.com/watch?v=T9WlyezeaII&list=PL5Q2soXY2Zi9idyIgBxUz7xRPS-wisBN&index=38
Basic Cache Examples:
For You to Study
Cache Terminology

- **Capacity** ($C$):
  - the number of data bytes a cache stores

- **Block size** ($b$):
  - bytes of data brought into cache at once

- **Number of blocks** ($B = C/b$):
  - number of blocks in cache: $B = C/b$

- **Degree of associativity** ($N$):
  - number of blocks in a set

- **Number of sets** ($S = B/N$):
  - each memory address maps to exactly one cache set
How is data found?

- Cache organized into $S$ sets
- Each memory address maps to exactly one set
- Caches categorized by number of blocks in a set:
  - Direct mapped: 1 block per set
  - N-way set associative: N blocks per set
  - Fully associative: all cache blocks are in a single set
- Examine each organization for a cache with:
  - Capacity ($C = 8$ words)
  - Block size ($b = 1$ word)
  - So, number of blocks ($B = 8$)
Direct Mapped Cache

Address
11...11111100  mem[0xFF...FC]
11...11111000  mem[0xFF...F8]
11...11110100  mem[0xFF...F4]
11...11110000  mem[0xFF...F0]
11...11101100  mem[0xFF...EC]
11...11101000  mem[0xFF...E8]
11...11100100  mem[0xFF...E4]
11...11100000  mem[0xFF...E0]
   
00...00100100  mem[0x00...24]
00...00100000  mem[0x00...20]
00...00011100  mem[0x00...1C]
00...00011000  mem[0x00...18]
00...00010100  mem[0x00...14]
00...00010000  mem[0x00...10]
00...00001100  mem[0x00...0C]
00...00001000  mem[0x00...08]
00...00000100  mem[0x00...04]
00...00000010  mem[0x00...00]
00...00000000  mem[0x00...00]

Set Number
7  (111)
6  (110)
5  (101)
4  (100)
3  (011)
2  (010)
1  (001)
0  (000)
Direct Mapped Cache Hardware

Memory Address

Tag Set Offset

Data Hit

V Tag Data

8-entry x (1+27+32)-bit SRAM
Direct Mapped Cache Performance

## MIPS Assembly Code

```mips
# MIPS assembly code
addi $t0, $0, 5
loop: beq $t0, $0, done
lw $t1, 0x4($0)
lw $t2, 0xC($0)
lw $t3, 0x8($0)
addi $t0, $t0, -1
j loop
done:
```

## Miss Rate

Miss Rate = 128
### Direct Mapped Cache Performance

#### Memory Address

<table>
<thead>
<tr>
<th>Tag</th>
<th>Set</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>00...00</td>
<td>001</td>
<td>00</td>
</tr>
</tbody>
</table>

#### V | Tag | Data
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00...00</td>
<td>mem[0x00...0C]</td>
</tr>
<tr>
<td>1</td>
<td>00...00</td>
<td>mem[0x00...08]</td>
</tr>
<tr>
<td>1</td>
<td>00...00</td>
<td>mem[0x00...04]</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### MIPS assembly code

```mips
# MIPS assembly code
addi $t0, $0, 5
loop:  beq $t0, $0, done
lw $t1, 0x4($0)
lw $t2, 0xC($0)
lw $t3, 0x8($0)
addi $t0, $t0, -1
j   loop
done:
```

**Miss Rate** = $\frac{3}{15}$ = 20%

**Temporal Locality Compulsory Misses**
Direct Mapped Cache: Conflict

Data

Tag

V 00...00

Set 0x00...04

Offset

Memory Address

3

00...01 001 00

V  Tag Data

0  
0  
0  
0  
0  
0  
0  
1  00...00

Miss Rate =

Set 7 (111)
Set 6 (110)
Set 5 (101)
Set 4 (100)
Set 3 (011)
Set 2 (010)
Set 1 (001)
Set 0 (000)

# MIPS assembly code

addi $t0, $0, 5
loop:  beq $t0, $0, done
lw $t1, 0x4($0)
lw $t2, 0x24($0)
addi $t0, $t0, -1
j  loop
done:
Direct Mapped Cache: Conflict

# MIPS assembly code

```mips
addi $t0, $0, 5
loop:
    beq $t0, $0, done
    lw $t1, 0x4($0)
    lw $t2, 0x24($0)
    addi $t0, $t0, -1
    j  loop
done:
```

Miss Rate  = 10/10  = 100%

Conflict Misses
N-Way Set Associative Cache
N-way Set Associative Performance

# MIPS assembly code

```
addi $t0, $0, 5
loop:  beq $t0, $0, done
lw $t1, 0x4($0)
lw $t2, 0x24($0)
addi $t0, $t0, -1
j loop
done:
```

<table>
<thead>
<tr>
<th>Way 1</th>
<th>Way 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Tag</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00...10</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Miss Rate = 133
N-way Set Associative Performance

Miss Rate = 2/10
= 20%

Associativity reduces conflict misses

Way 1

<table>
<thead>
<tr>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00...10</td>
<td>mem[0x00...24]</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Way 0

<table>
<thead>
<tr>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00...00</td>
<td>mem[0x00...04]</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Set 3
Set 2
Set 1
Set 0

# MIPS assembly code

```
addi $t0, $0, 5
loop:
    beq $t0, $0, done
    lw $t1, 0x4($0)
    lw $t2, 0x24($0)
    addi $t0, $t0, -1
    j loop
done:
```
Fully Associative Cache

- No conflict misses
- Expensive to build
Spatial Locality?

- Increase block size:
  - Block size, \( b = 4 \) words
  - \( C = 8 \) words
  - Direct mapped (1 block per set)
  - Number of blocks, \( B = C/b = 8/4 = 2 \)
Direct Mapped Cache Performance

```
addi $t0, $0, 5

loop:
    beq $t0, $0, done
    lw $t1, 0x4($0)
    lw $t2, 0xC($0)
    lw $t3, 0x8($0)
    addi $t0, $t0, -1
    j loop

done:
```

---

**Miss Rate =**
Direct Mapped Cache Performance

```
loop:
   addi $t0, $0, 5
   beq $t0, $0, done
   lw $t1, 0x4($0)
   lw $t2, 0xC($0)
   lw $t3, 0x8($0)
   addi $t0, $t0, -1
   j loop

done:
```

**Miss Rate = 1/15**

**= 6.67%**

Larger blocks reduce compulsory misses through spatial locality
Cache Organization Recap

- **Main Parameters**
  - Capacity: $C$
  - Block size: $b$
  - Number of blocks in cache: $B = \frac{C}{b}$
  - Number of blocks in a set: $N$
  - Number of Sets: $S = \frac{B}{N}$

<table>
<thead>
<tr>
<th>Organization</th>
<th>Number of Ways (N)</th>
<th>Number of Sets (S = B/N)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct Mapped</td>
<td>1</td>
<td>B</td>
</tr>
<tr>
<td>N-Way Set Associative</td>
<td>1 &lt; N &lt; B</td>
<td>B / N</td>
</tr>
<tr>
<td>Fully Associative</td>
<td>B</td>
<td>1</td>
</tr>
</tbody>
</table>
Capacity Misses

- Cache is too small to hold all data of interest at one time
  - If the cache is full and program tries to access data X that is not in cache, cache must evict data Y to make room for X
  - **Capacity miss** occurs if program then tries to access Y again
  - X will be placed in a particular set based on its address

- In a **direct mapped** cache, there is only one place to put X

- In an **associative cache**, there are multiple ways where X could go in the set.

- How to choose Y to minimize chance of needing it again?
  - Least recently used (LRU) replacement: the least recently used block in a set is evicted when the cache is full.
Types of Misses

- **Compulsory**: first time data is accessed
- **Capacity**: cache too small to hold all data of interest
- **Conflict**: data of interest maps to same location in cache
- **Miss penalty**: time it takes to retrieve a block from lower level of hierarchy
## LRU Replacement

```mips
# MIPS assembly

lw $t0, 0x04($0)
lw $t1, 0x24($0)
lw $t2, 0x54($0)
```

<table>
<thead>
<tr>
<th>V</th>
<th>U</th>
<th>Tag</th>
<th>Data</th>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Set Number
3 (11)
2 (10)
1 (01)
0 (00)

<table>
<thead>
<tr>
<th>V</th>
<th>U</th>
<th>Tag</th>
<th>Data</th>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Set Number
3 (11)
2 (10)
1 (01)
0 (00)
# MIPS assembly

```plaintext
lw $t0, 0x04($0)
lw $t1, 0x24($0)
lw $t2, 0x54($0)
```

## LRU Replacement

### Way 1

<table>
<thead>
<tr>
<th>V</th>
<th>U</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00...010</td>
<td>mem[0x00...24]</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Way 0

<table>
<thead>
<tr>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00...000</td>
<td>mem[0x00...04]</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Set 3 (11)

- Set 0 (00)
- Set 1 (01)
- Set 2 (10)

### Set 3 (11)

- Set 0 (00)
- Set 1 (01)
- Set 2 (10)

(a) Way 1

<table>
<thead>
<tr>
<th>V</th>
<th>U</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>00...010</td>
<td>mem[0x00...24]</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Way 0

<table>
<thead>
<tr>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00...101</td>
<td>mem[0x00...54]</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Set 3 (11)

- Set 0 (00)
- Set 1 (01)
- Set 2 (10)

### Set 3 (11)

- Set 0 (00)
- Set 1 (01)
- Set 2 (10)

(b)