Design of Digital Circuits (252-0028-00L), Spring 2019 Optional HW 5: Branch Prediction, VLIW and Systolic Arrays Solutions

Instructor: Prof. Onur Mutlu

TAs: Mohammed Alser, Can Firtina, Hasan Hassan, Juan Gomez Luna, Lois Orosa, Giray Yaglikci

Released: Monday, May 6, 2019

1 Branch Prediction I

A processor implements an *in-order* pipeline with multiple stages. Each stage completes in a single cycle. The pipeline stalls upon fetching a conditional branch instruction and resumes execution once the condition of the branch is evaluated. There is no other case in which the pipeline stalls.

1.1 Part I: Microbenchmarking

You create a microbenchmark as follows to explore the pipeline characteristics:

The microbenchmark takes one input value R1 and runs until it is killed (e.g., via an external interrupt).

You carefully run the microbenchmark using three different input values as summarized in Table 1. You terminate the microbenchmark using an external interrupt such that each run is guaranteed to execute the same number of *dynamic instructions*. Unfortunately, your testing infrastructure does *not* give you the actual number of instructions executed.

Initial R1 Value	Number of Cycles Taken
4	51
8	63
16	87

Table 1: Microbenchmark results.

Using this information, you need to determine the following three experiment characteristics. Clearly show all work to receive full points!

- 1. How many dynamic instructions are executed?
- 2. How many stages are in the pipeline?
- 3. For how many cycles does a conditional branch instruction cause a stall?

- 1. 33 dynamic instructions
- 2. 7 pipeline stages
- 3. 3 cycles

Explanation: We have a system of equations in the variables:

- C is the total number of cycles taken
- P is the total number of pipeline stages
- I is the total number of dynamic instructions executed
- \bullet B is the number of conditional branch instructions executed
- \bullet D is the number of cycles stalled for each conditional branch

The total number of cycles can be expressed as C = P + I - 1 + B * D.

Table 1 gives us B and C, which results in a system of three equations with three unknowns:

- 51 = P + I 1 + 4 * D
- 63 = P + I 1 + 8 * D
- 87 = P + I 1 + 16 * D

Solving this system, we obtain I = 33, P = 7, D = 3

1.2 Part II: Performance Enhancement

To improve performance, the architects add a *mystery* branch prediction mechanism. They keep the rest of the design exactly the same as before. You re-run the microbenchmark for the same number of total dynamic instructions with the new design, and you find that with R1 = 4, the microbenchmark executes in 48 cycles.

Based on this given information, determine which of the following branch prediction mechanisms could be the *mystery* branch predictor implemented in the new version of the processor. For each branch prediction mechanism below, you should circle the configuration parameters that makes it match the performance of the mystery branch predictor.

a) Static Branch Predictor

Could this be the mystery branch predictor: YES NO

If YES, for which configuration below is the answer YES? Pick an option for each configuration parameter.

I) Static Prediction Direction

Always taken Always not taken

Explain:

YES, if the static prediction direction is always not taken.

Explanation: The execution time corresponds to 3 mispredictions and 1 correct prediction. The correct prediction occurs when the branch condition evaluates to TRUE and execution falls through to the following instruction (i.e., NOT TAKEN).

b)	\mathbf{Last}	${\bf Time}$	Branch	Predictor

Could this be the mystery branch predictor?

YES

If YES, for which configuration is the answer YES? Pick an option for each configuration parameter.

I) Initial Prediction Direction

Taken

Not taken

NO

II) Local for each branch instruction (PC-based) or global (shared among all branches) history?

Local

Global

Explain:

NO.

Explanation: The last-time predictor will make a correct prediction at least three times, which means that it cannot be the mystery predictor.

c) Backward taken, Forward not taken (BTFN)

Could this be the mystery branch predictor?

YES

NO

Explain:

NO.

Explanation: The BTFN predictor makes exactly one mis prediction, which is the opposite of what the mystery predictor achieves.

d) Forward taken, Backwards not taken (FTBN)

Could this be the mystery branch predictor?

YES

NO

Explain:

YES.

Explanation: The FTBN predictor makes exactly one correct prediction, which is what we observe from the microbenchmark.

e) Two-bit Counter Based Prediction (using saturating arithmetic)

Could this be the mystery branch predictor?

YES NO

If YES, for which configuration is the answer YES? Pick an option for each configuration parameter.

I) Initial Prediction Direction

00 (Strongly not taken) 01 (Weakly not taken) 10 (Weakly taken) 11 (Strongly taken)

II) Local for each branch instruction (i.e., PC-based, without any interference between different branches) or global (i.e., a single counter shared among all branches) history?

Local Global

Explain:

YES, using either local or global history registers with an initial value of 00.

Explanation: There is only one branch, so we cannot differentiate local vs. global registers. Either way, only the $\theta\theta$ configuration results in 3 mispredictions and 1 correct prediction.

2 Branch Prediction II

Assume a processor that implements an ISA with eight registers (R0-R7). In this ISA, the main memory is byte-addressable and each word contains 4 bytes. The processor employs a branch predictor to reduce the overhead of the branches. The ISA implements the instructions given in the following table:

Instructions	Description
la R_i , Address	load the effective Address into R_i
move R_i, R_j	$R_i \leftarrow R_j$
move R_i , (R_j)	$R_i \leftarrow \operatorname{Memory}[R_j]$
move (R_i) , R_j	$Memory[R_i] \leftarrow R_j$
li R_i , Imm	$R_i \leftarrow \text{Imm}$
add R_i , R_j , R_k	$R_i \leftarrow R_j + R_k$
addi R_i , R_j , Imm	$R_i \leftarrow R_j + ext{Imm}$
$\operatorname{cmp} R_i, R_j$	Compare: Set sign flag, if $R_i < R_j$; set zero flag, if $R_i = R_j$
$\operatorname{cmp} R_i, (R_j)$	Compare: Set sign flag, if R_i < Memory $[R_j]$; set zero flag, if R_i = Memory $[R_j]$
cmpi R_i , Imm	Compare: Set sign flag, if R_i < Imm; set zero flag, if R_i = Imm.
jg label	Jump to the target address if both of sign and zero flags are zero.
jnz label	Jump to the target address if zero flag is zero.
halt	Stop executing instructions.

The processor executes the following program. Answer the questions below related to the accuracy of the branch predictors that the processor can potentially implement.

```
la RO, Array
           move R6, R0
2
           li R1, 4
3
           move R5, R1
           move R7, R1
           move R2, R0
6
           addi R2, R2, 4
   Loop:
           move R3, (R2)
9
           cmp R3, (R0)
10
           jg Next_Iteration
           move R4, (R0)
12
           move (RO), R3
13
           move (R2), R4
14
   Next_Iteration:
15
           addi RO, RO, 4
16
           addi R2, R2, 4
17
           addi R1, R1, -1
18
           cmpi R1, 0
19
           jnz Loop
20
           move R1, R7
21
           addi R5, R5, -1
22
           move RO, R6
23
           move R2, R0
           addi R2, R2, 4
25
26
           cmpi R5, 0
           jnz Loop
27
           halt
28
29
   .data
   Array: word 5, 20, 1, -5, 34
```

(a) What would be the prediction accuracy using a shared one-bit-history (last time) branch predictor for all the branches? The initial state of the predictor is "taken".

Answer: 19/36.

Note that initial values of both R_1 and R_5 are 4; and they change only before the branches in lines 20 and 27 respectively. Both branches follow the pattern of T-T-T-NT, which creates a nested loop.

At each iteration of the internal loop, adjacent elements (pointed by R_0 and R_2) are swapped, if $Memory[R_0] \leq Memory[R_2]$. Then, both R_0 and R_4 are incremented by 4. So they point to the next element in the next iteration.

Therefore, the code sorts the elements in *Array* in increasing order.

Table below shows the behavior of each branch through the code. Here T means that the corresponding branch is taken at specified turn, whereas N indicates that it is not taken.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Line11	Т		N		N		Τ			N		N		Т		Τ		
Line20		\mathbf{T}		\mathbf{T}		\mathbf{T}		N			\mathbf{T}		\mathbf{T}		\mathbf{T}		N	
Line27									\mathbf{T}									Τ
	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36
T · 11	TN T																	
Line11	N		Τ		${ m T}$		${ m T}$			${ m T}$								
Line11 Line20	IN	${ m T}$	Ί.	${ m T}$	Т	Т	Т	N		Т	Т	Т	Т	Т	Т	Т	N	

One-bit-history branch predictor suggests that the next branch's behavior will be the same with the last one. Table below shows the predictor states, hits, and misses through the execution.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Predictor State	Т	Т	Т	N	Т	N	Т	Τ	N	Т	N	Т	N	Т	T
Branch Behavior	T	${\rm T}$	N	${ m T}$	N	${ m T}$	${ m T}$	N	${ m T}$	N	${ m T}$	N	${ m T}$	${ m T}$	Τ
$\mathrm{Hit}/\mathrm{Miss}$	Η	\mathbf{H}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{H}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{H}	Η
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Predictor State	Т	Т	N	Т	N	Τ	Т	Τ	Т	Т	Т	N	Τ	Т	Τ
Branch Behavior	T	N	${ m T}$	N	${ m T}$	${\rm T}$	${ m T}$	${\rm T}$	${\rm T}$	${\rm T}$	N	${ m T}$	${\rm T}$	${ m T}$	Τ
$\mathrm{Hit}/\mathrm{Miss}$	Η	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{M}	\mathbf{H}	\mathbf{H}	\mathbf{H}	\mathbf{H}	Η	\mathbf{M}	\mathbf{M}	\mathbf{H}	\mathbf{H}	Η
	31	32	33	34	35	36									
Predictor State	Т	Т	Т	Т	Т	N									
Branch Behavior	T	${\rm T}$	${ m T}$	${ m T}$	N	N									
$\mathrm{Hit}/\mathrm{Miss}$	Н	Η	Η	Η	\mathbf{M}	Η									

(b) What would be the prediction accuracy using a shared two-bit-history (two-bit counter) branch predictor for all the branches? Assume that the initial state of the two-bit-history branch predictor is "weakly taken". The "weakly taken" state transitions to "weakly not-taken" state on misprediction. Similarly, the "weakly not-taken" taken state transitions to "weakly taken" state on misprediction. A correct prediction in one of the "weak" states transitions the state to the corresponding "strong" state.

Answer: 26/36.

Explanation:

Table below shows the predictor states, hits, and misses through the code. Used abbreviations are as follows: ST: Strongly Taken, WT: Weakly Taken, WN: Weakly Not-taken, SN: Strongly Not-taken.

Branch behavior is the same with question (a), since both of them are shared predictors.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Predictor State	WT	ST	ST	WT	ST	WT	ST	ST	WT	ST	WT	ST	WT	ST
Branch Behavior	T	Τ	N	${ m T}$	N	${ m T}$	Τ	N	${ m T}$	N	${ m T}$	N	${ m T}$	T
$\mathrm{Hit}/\mathrm{Miss}$	Н	Η	M	Η	\mathbf{M}	\mathbf{H}	Η	\mathbf{M}	\mathbf{H}	Μ	\mathbf{H}	\mathbf{M}	\mathbf{H}	Н
	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Predictor State	ST	ST	ST	WT	ST	WT	ST	ST	ST	ST	ST	ST	WT	ST
Branch Behavior	Т	\mathbf{T}	N	${ m T}$	N	${ m T}$	Τ	${ m T}$	${ m T}$	\mathbf{T}	${ m T}$	N	${ m T}$	T
$\mathrm{Hit}/\mathrm{Miss}$	Н	Η	\mathbf{M}	Η	\mathbf{M}	\mathbf{H}	Η	\mathbf{H}	\mathbf{H}	Η	\mathbf{H}	\mathbf{M}	\mathbf{H}	Н
	29	30	31	32	33	34	35	36						
Predictor State	ST	ST	ST	ST	ST	ST	ST	WT						
Branch Behavior	T	\mathbf{T}	Τ	${ m T}$	\mathbf{T}	${ m T}$	N	N						
$\mathrm{Hit}/\mathrm{Miss}$	Н	Η	Η	Η	Η	Η	\mathbf{M}	\mathbf{M}						

(c) What would be the prediction accuracy using two-bit-history (two-bit counter) branch predictor for each branch? The initial state is "weakly taken" and the state transitions are the same as in part (b).

Answer:

L11: 8/16L20: 12/16L27: 3/4

• All Branches: 23/36

Explanation: Private predictors update their states only based on the behaviors of corresponding branches.

	1	2	3	4	5	6	7	8	9	10	11	12
L11 Predictor State	WT		ST		WT		WN			WT		WN
L11 Branch Behavior	T H		N M		N M		${ m T} { m M}$			N M		N H
$L11 \; \mathrm{Hit/Miss}$	п		IVI		IVI		IVI			IVI		п
L20 Predictor State		WT		ST		ST		ST			WT	
L20 Branch Behavior		${ m T}$		${ m T}$		${\rm T}$		N			${ m T}$	
$L20~\mathrm{Hit/Miss}$		Н		Η		Η		M			Η	
L27 Predictor State									WT			
L27 Branch Behavior									${f T}$			
L27 Hit/Miss									Н			
	13	14	15	16	17	18	19	20	21	22	23	24
L11 Predictor State		SN		WN			WT		WN		WT	
L11 Branch Behavior		\mathbf{T}		${ m T}$			N		Τ		Τ	
$L11 \; Hit/Miss$		Μ		M			M		Μ		Η	
L20 Predictor State	ST		ST		ST			WT		ST		ST
L20 Branch Behavior	Т		\mathbf{T}		N			${\rm T}$		T		${ m T}$
$L20~\mathrm{Hit/Miss}$	Н		Η		M			Н		Н		Η
L27 Predictor State						ST						
L27 Branch Behavior						${ m T}$						
L27 Hit/Miss						Η						
	25	26	27	28	29	30	31	32	33	34	35	36
L11 Predictor State	ST			ST		ST		ST		ST		
L11 Branch Behavior	T			${ m T}$		${\rm T}$		${ m T}$		\mathbf{T}		
$L11 \; Hit/Miss$	Н			Η		Η		Η		Η		
L20 Predictor State		ST			WT		ST		ST		ST	
L20 Branch Behavior		N			${ m T}$		Τ		${ m T}$		N	
$\rm L20~Hit/Miss$		M			Н		Η		Н		M	
L27 Predictor State			ST									ST
L27 Branch Behavior			${ m T}$									N
$L27~\mathrm{Hit/Miss}$			\mathbf{H}									${\bf M}$

3 Delayed Branching I

You are designing an ISA that uses delayed branch instructions. You are trying to decide how many instructions to place into the branch delay slot. How many branch delay slots would you need for the following different implementations? Explain your reasoning briefly.

(a)	An in-order processor where conditional branches resolve during the 4th stage
	$\boxed{3}$
, ,	An out-of-order processor with 64 unified reservation station entries where conditional branches resolve during the 2nd cycle of branch execution. The processor has 15 pipeline stages until the start of the execution stages
	We don't know.

4 Delayed Branching II

A machine has a five-stage pipeline consisting of fetch, decode, execute, mem and write-back stages. The machine uses delay slots to handle control dependences. Jump targets, branch targets and destinations are resolved in the execute stage.

a) What is the number of delay slots needed to ensure correct operation?

b) Which instruction(s) in the assembly sequences below would you place in the delay slot(s), assuming the number of delay slots you answered for part(a)? Clearly rewrite the code with the appropriate instruction(s) in the delay slot(s).

```
I) ADD R5 <- R4, R3
OR R3 <- R1, R2
SUB R7 <- R5, R6
J X
Delay Slots

LW R10 <- (R7)
ADD R6 <- R1, R2
```

Solution:

```
ADD R5 <- R4, R3
J X
OR R3 <- R1, R2
SUB R7 <- R5, R6
LW R10 <- (R7)
ADD R6 <- R1, R2
X:
```

```
II) ADD R5 <- R4, R3
OR R3 <- R1, R2
SUB R7 <- R5, R6
BEQ R5 <- R7, X
Delay Slots

LW R10 <- (R7)
ADD R6 <- R1, R2
X:
```

Solution:

```
ADD R5 <- R4, R3
SUB R7 <- R5, R6
BEQ R5 <- R7, X
OR R3 <- R1, R2
NOP
LW R10 <- (R7)
ADD R6 <- R1, R2
X:
```

```
III) ADD R2 <- R4, R3
OR R5 <- R1, R2
SUB R7 <- R5, R6
BEQ R5 <- R7, X
Delay Slots

LW R10 <- (R7)
ADD R6 <- R1, R2
X:
```

Solution:

```
ADD R2 <- R4, R3
OR R5 <- R1, R2
SUB R7 <- R5, R6
BEQ R5 <- R7, X
NOP
NOP
LW R10 <- (R7)
ADD R6 <- R1, R2
X:
```

c) Can you modify the pipeline to reduce the number of delay slots (without introducing branch prediction)? Clearly state your solution and explain why.

Move the resolution of jump targets and branch targets and destinations to the decode stage. Jumps and branches would get resolved one cycle earlier and hence one delay slot would be enough to ensure correct operation.


5 VLIW I

You are using a tool that transforms machine code that is written for the MIPS ISA to code in a VLIW ISA. The VLIW ISA is identical to MIPS except that multiple instructions can be grouped together into one VLIW instruction. Up to N MIPS instructions can be grouped together (N is the machine width, which depends on the particular machine). The transformation tool can reorder MIPS instructions to fill VLIW instructions, as long as loads and stores are not reordered relative to each other (however, independent loads and stores can be placed in the same VLIW instruction).

You give the tool the following MIPS program (we have numbered the instructions for reference below):

```
(01) lw
            $t0 \leftarrow 0($a0)
(02) lw
            t2 \leftarrow 8(a0)
(03) lw
            t1 \leftarrow 4(a0)
(04) add
            $t6 ← $t0, $t1
            t3 \leftarrow 12(a0)
(05) lw
(06) sub
            $t7 ← $t1, $t2
            $t4 \leftarrow 16($a0)
(07) lw
(08) lw
            t5 \leftarrow 20(a0)
(09) srlv $s2 \leftarrow $t6, $t7
            $s1 ← $t4, $t5
(10) sub
            $s0 \leftarrow $t3, $t4
(11) add
(12) sllv \$s4 \leftarrow \$t7, \$s1
(13) srlv $s3 \leftarrow $t6, $s0
(14) sllv $s5 \leftarrow $s0, $s1
(15) add
            $s6 ← $s3, $s4
(16) add
            $s7 ← $s4, $s6
(17) srlv $t0 \leftarrow $s6, $s7
(18) srlv $t1 \leftarrow $t0, $s7
```

(a) Draw the dataflow graph of the program. Represent instructions as numbered nodes (01 through 18) and flow dependencies as directed edges (arrows).



(b) When you run the tool with its settings targeted for a particular VLIW machine, you find that the resulting VLIW code has 9 VLIW instructions. What minimum value of N must the target VLIW machine have?

N = 3. If N = 2, then the VLIW program must have at least 11 MIPS instructions, and the number of VLIW instructions either stays the same or decreases as width is increased by one MIPS instruction.

(c) Write the MIPS instruction numbers (from the code above) corresponding to each VLIW instruction, for this value of N. When there is more than one MIPS instruction that could be placed into a VLIW instruction, choose the instruction that comes earliest in the original MIPS program.

	MIPS	MIPS								
	Instr No	$\frac{\mathrm{Instr}}{\mathrm{No}}$	Instr No							
VLIW Instr.1:	01	02	03							
VLIW Instr.2:	04	05	06							
VLIW Instr.3:	07	08	09							
VLIW Instr.4:	10	11								
VLIW Instr.5:	12	13	14							
VLIW Instr.6:	15									
VLIW Instr.7:	16									
VLIW Instr.8:	17									
VLIW Instr.9:	18									

(d) You find that the code is still not fast enough when it runs on the VLIW machine, so you contact the VLIW machine vendor to buy a machine with a larger machine-width "N". What minimum value of N would yield the maximum possible performance (i.e., the fewest VLIW instructions), assuming that all MIPS instructions (and thus VLIW instructions) complete with the same fixed latency and assuming no cache misses?

N=6. This is the maximum width of the dataflow graph and results in 7 VLIW instructions (see below). If N=5, then the VLIW program will instead have 8 VLIW instructions. Increasing N further does not allow any more MIPS instructions to be parallelized in wider VLIW instructions.

(e) Write the MIPS instruction numbers corresponding to each VLIW instruction, for this optimal value of N. Again, as in part (c) above, pack instructions such that when more than one instruction can be placed in a given VLIW instruction, the instruction that comes first in the original MIPS code is chosen.

	MIPS									
	Instr									
	No									
VLIW Instr.1:	01	02	03	05	07	08				
VLIW Instr.2:	04	06	10	11						
VLIW Instr.3:	09	12	13	14						
VLIW Instr.4:	15									
VLIW Instr.5:	16									
VLIW Instr.6:	17									
VLIW Instr.7:	18									
VLIW Instr.8:										
VLIW Instr.9:										

(f) A competing processor design company builds an in-order superscalar processor with the same machine-width N as the width you found above in part(b). The machine has the same clock frequency as the VLIW processor. When you run the original MIPS program on this machine, you find that it executes slower than the corresponding VLIW program on the VLIW machine in part (b). Why could this be the case?

Concurrently fetched instructions can be dependent in a superscalar processor, requiring bubbles in the pipeline to be processed. A VLIW code translator can reorder instructions to minimize such bubbles. Note that the superscalar processor is in-order in this question.

(g) When you run some other program on this superscalar machine, you find it runs faster than the corresponding VLIW program on the VLIW machine. Why could this be the case?

VLIW code must have explicit NOPs; the superscalar processor does not require these NOPs. Higher code density results in a higher I-cache hit rate and lower required fetch bandwidth.

6 VLIW II

Explain the motivation for VLIW in one sentence.

Enable multiple instruction issue with simple hardware. Independent instructions can be statically scheduled into a single VLIW instruction that can fed into multiple functional units concurrently

You are the human compiler for a VLIW machine whose specifications are as follows:

- There are 3 fully pipelined functional units (ALU, MU and FPU).
- Integer Arithmetic Logic Unit (ALU) has a 1-cycle latency.
- Memory Unit (MU) has a 2-cycle latency.
- Floating Point Unit (FPU) has a 3-cycle latency, and can perform either FADD or FMUL (floating point add / floating point multiply) on floating point registers.
- This machine has **only** 4 integer registers (r1 .. r4) and 4 floating point registers (f1 .. f4)
- The machine does not implement hardware interlocking or data forwarding.
- a) For the given assembly code on the next page, fill **Table 1** (on the next page) with the appropriate VLIW instructions for only one iteration of the loop (The C code is also provided for your reference). Provide the VLIW instructions that lead to the **best** performance. Use the minimum number of VLIW instructions. Table 1 should **only** contain instructions provided in the assembly example. For all the instruction tables, show the NOP instructions you may need to insert. Note that BNE is executed in the **ALU**.

The base addresses for A, B, C are stored in r1, r2, r3 respectively. The address of the last element in the array C[N-1] is stored in r4, where N is an integer multiplier of 10! (read: 10 factorial).

C Code Assembly Code

```
float A[N];
                                                            loop: LD
                                                                        f1, 0 (r1)
float C[N];
                                                                        f2, 0 (r2)
                                                                   LD
int B[N];
                                                                   FMUL f1, f1, f1
\dots // code to initialize A and B
                                                                   FADD f1, f1, f2
for (int i=0; i<N; i++)</pre>
                                                                   ADDI r3, r3, 4
    C[i] = A[i] * A[i] + B[i];
                                                                   ST
                                                                        f1, -4, (r3)
                                                                   ADDI r1, r1, 4
                                                                   ADDI r2, r2, 4
                                                                   BNE r3, r4, loop
```

VLIW Instruction	ALU	MU	FPU
1	ADDI r1, r1, 4	LD f1, 0(r1)	NOP
2	ADDI r2,r2, 4	LD f2, 0(r2)	NOP
3	NOP	NOP	FMUL f1, f1, f1
4	NOP	NOP	NOP
5	NOP	NOP	NOP
6	NOP	NOP	FADD f1, f1, f2
7	NOP	NOP	NOP
8	ADDI r3, r3, 4	NOP	NOP
9	BNE r3, r4,	ST f1, -4(r3)	NOP
9	loop	51 11, -4(15)	NOI
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			

Table 1

What is the performance in Ops/VLIW instruction (Operations/VLIW instruction) for this design? An operation here refers to an instruction (in the Assembly Code), excluding NOPs.



b) Assume now we decide to unroll the loop once. Fill **Table 2** with the new VLIW instructions. You should optimize for latency first, then instruction count. **You can choose to use different offsets**, immediates and registers, but you may not use any new instructions.

VLIW Instruction	\mathbf{ALU}	MU	FPU
1	NOP	LD f1, 0(r1)	NOP
2	ADDI r1,r1, 8	LD f3, 4(r1)	NOP
3	NOP	LD f2, 0(r2)	FMUL f1, f1, f1
4	ADDI r2, r2, 8	LD f4, 4(r2)	FMUL f3, f3, f3
5	NOP	NOP	NOP
6	NOP	NOP	FADD f1, f1, f2
7	NOP	NOP	FADD f3, f3, f4
8	NOP	NOP	NOP
9	ADDI r3, r3, 8	ST f1, 0(r3)	NOP
10	BNE r3, r4, loop	ST f3, -4(r3)	NOP
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			

Table 2

What is the performance in Ops/VLIW instruction for this design?

14/10			

c) Assume now we have **unlimited registers** and the loop is fully optimized (unrolled to the best performance possible). What is the performance in Ops/cycle for this design? Show your work and explain **clearly** how you arrived at your answer. You are not required to draw any tables, but you may choose to do so to aid your explanation. (Hint: trace the dependent instructions)

29/15. Notice that we can add 3 MU ops (2 LDs and 1 ST) and 2 FPU ops per unroll, while the ALU ops remain constant at 4. If you trace the table carefully, you will observe that the MU instruction stream will have 1 op/cycle by the time we unroll the loop five times. At this point, we have 4 + 15 + 10 = 29 instructions over 15 cycles. Any further unrolling will result in a smaller ops/cycle since the MU instruction stream is already saturated.

7 Systolic Arrays

Figure 1 shows a systolic array processing element.

Each processing element takes in two inputs, M and N, and outputs P and Q. Each processing element also contains an "accumulator" R that can be read from and written to. The initial value of the "accumulator" is 0.

Figure 2 shows a systolic array composed of 9 processing elements. The smaller boxes are the inputs to the systolic array and the larger boxes are the processing elements. You will program this systolic array to perform the following calculation:

$$\begin{bmatrix} c_{00} & c_{01} & c_{02} \\ c_{10} & c_{11} & c_{12} \\ c_{20} & c_{21} & c_{22} \end{bmatrix} = \begin{bmatrix} a_{00} & a_{01} & a_{02} \\ a_{10} & a_{11} & a_{12} \\ a_{20} & a_{21} & a_{22} \end{bmatrix} \times \begin{bmatrix} b_{00} & b_{01} & b_{02} \\ b_{10} & b_{11} & b_{12} \\ b_{20} & b_{21} & b_{22} \end{bmatrix}$$

In each time cycle, each processing element will take in its two inputs, perform any necessary actions, and write on its outputs. The time cycle labels on the input boxes determine which time cycle the inputs will be fed into their corresponding processing elements. Any processing element input that is not driven will default to 0, and any processing element that has no output arrow will have its output ignored.

After all the calculations finish, each processing element's "accumulator" will hold one element of the final result matrix, arranged in the correct order.

(a) Please describe the operations that each individual processing element performs, using mathe-matical equations and the variables M, N, P, Q and R.




Figure 1: A systolic array processing element

(b) Please fill in all 30 input boxes in Figure 2 so that the systolic array computes the correct matrix multiplication result described on the previous page. (Hint: Use a_{ij} and b_{ij} .)




Figure 2: A systolic array

8 BONUS: Branch Prediction

Assume the following piece of code that iterates through a large array populated with **completely (i.e., truly) random** positive integers. The code has four branches (labeled B1, B2, B3, and B4). When we say that a branch is *taken*, we mean that the code *inside* the curly brackets is executed.

```
for (int i=0; i<N; i++) { /* B1 */
  val = array[i];
                        /* TAKEN PATH for B1 */
  if (val % 2 == 0) {
                        /* B2 */
    sum += val;
                      /* TAKEN PATH for B2 */
  }
  if (val \% 3 == 0) { /* B3 */
                      /* TAKEN PATH for B3 */
   sum += val;
  }
  if (val \% 6 == 0) { /* B4 */
    sum += val;
                      /* TAKEN PATH for B4 */
  }
}
```

(a) Of the four branches, list all those that exhibit *local correlation*, if any.

Only B1.

B2, B3, B4 are not locally correlated. Just like consecutive outcomes of a die, an element being a multiple of N (N is 2, 3, and 6, respectively for B2, B3, and B4) has no bearing on whether the next element is also a multiple of N.

(b) Which of the four branches are *globally correlated*, if any? Explain in less than 20 words.

B4 is correlated with B2 and B3. This means that if B2 and B3 are taken then B4 should always be taken (as 6 is a common multiple of 2 and 3).

Now assume that the above piece of code is running on a processor that has a global branch predictor. The global branch predictor has the following characteristics.

- Global history register (GHR): 2 bits.
- Pattern history table (PHT): 4 entries.
- Pattern history table entry (PHTE): 11-bit signed saturating counter (possible values: -1024-1023)
- Before the code is run, all PHTEs are initially set to 0.
- As the code is being run, a PHTE is incremented (by one) whenever a branch that corresponds to that PHTE is taken, whereas a PHTE is decremented (by one) whenever a branch that corresponds to that PHTE is not taken.

(c) After 120 iterations of the loop, calculate the **expected** value for only the first PHTE and fill it in the shaded box below. (Please write it as a base-10 value, rounded to the nearest one's digit.)

Hint. For a given iteration of the loop, first consider, what is the probability that both B1 and B2 are taken? Given that they are, what is the probability that B3 will increment or decrement the PHTE? Then consider...

Show your work.

Without loss of generality, let's take a look at the numbers from 1 through 6...

For a **single** iteration of the loop, the PHTE has four chances of being incremented/decremented, once at each branch.

- B3's contribution to PHTE. The probability that both B1 and B2 are taken is denoted as P(B1_T && B2_T), which is equal to P(B1_T)*P(B2_T) = 1*1/2 = 1/2 (out of the six numbers, only 2, 4, and 6 are divisible by 2). Given that B1 and B2 are taken, the probability that B3 is also taken, is equal to Q = 1/3 (out of 2, 4, 6 only 6 is divisible by 3). Therefore, the PHTE will be incremented with probability 1/2*1/3 = 1/6 and decremented with probability 1/2*(1-1/3) = 1/3 (out of 2, 4, 6 2 and 4 are not divisible by 3). The net contribution of B3 to PHTE is 1/6-1/3 = -1/6.
- B4's contribution to PHTE. $P(B2_T \&\& B3_T) = 1/6$. $P(B4_T \mid B2_T \&\& B3_T) = R = 1$. B4's net contribution is 1/6*1 = 1/6.
- B1's contribution to PHTE. $P(B3_T \&\& B4_T) = 1/6$. $P(B1_T \mid B3_T \&\& B4_T) = 1$. B1's net contribution is 1/6*1 = 1/6.
- B2's contribution to PHTE. $P(B4_T \&\& B1_T) = 1/6*1 = 1/6$. $P(B2_T | B4_T \&\& B1_T) = 1/2$. This is because B4 is the last branch in the for loop and thus it has no effect on B2 from the next iteration. So B2 is taken whenever we have one of the values 2, 4, 6 out of the six values.B2's net contribution is 1/6*1/2 1/6*1/2 = 0.

For a single iteration, the net contribution to the PHTE, summed across all the four branches, is equal to 1/6. Since there are 120 iterations, the expected PHTE value is equal to 1/6*120=20.

