Digital Design & Computer Arch.

Lecture 13: Pipelining

Prof. Onur Mutlu

ETH Zürich

Spring 2022

7 April 2022

Extra Assignment: Moore's Law (I)

- Paper review
- G.E. Moore. "Cramming more components onto integrated circuits," Electronics magazine, 1965

- Optional Assignment for 1% extra credit
 - Write a 1-page review
 - Upload PDF file to Moodle Deadline: April 7

 I strongly recommend that you follow my guidelines for (paper) review (see next slide)

Extra Assignment 2: Moore's Law (II)

- Guidelines on how to review papers critically
 - Guideline slides: pdf ppt
 - Video: https://www.youtube.com/watch?v=tOL6FANAJ8c
 - Example reviews on "Main Memory Scaling: Challenges and Solution Directions" (link to the paper)
 - Review 1
 - Review 2
 - Example review on "Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems" (link to the paper)
 - Review 1

Agenda for Today & Next Few Lectures

- Last week: Microarchitecture Fundamentals
 - Single-cycle Microarchitectures
 - Multi-cycle Microarchitectures
- This week: Pipelining
 - Pipelining
 - Pipelined Processor Design
 - Control & Data Dependence Handling
 - Precise Exceptions: State Maintenance & Recovery
- Next week+: Out-of-Order Execution
 - Out-of-Order Execution
 - Issues in OoO Execution: Load-Store Handling, ...

Problem

Algorithm

Program/Language

System Software

SW/HW Interface

Micro-architecture

Logic

Devices

Electrons

Readings


This week

- Pipelining
 - H&H, Chapter 7.5
- Pipelining Issues
 - H&H, Chapter 7.7, 7.8.1-7.8.3


Next week

- Out-of-order execution
 - H&H, Chapter 7.8-7.9
- Smith & Sohi, "The Microarchitecture of Superscalar Processors,"
 Proceedings of the IEEE, 1995
 - More advanced pipelining
 - Interrupt and exception handling
 - Out-of-order and superscalar execution concepts

Review: Single-Cycle MIPS Processor (I)




Review: Single-Cycle MIPS Processor (II)




Review: Single-Cycle MIPS FSM

Single-cycle machine




Can We Do Better?

Review: Multi-Cycle MIPS Processor



Review: Multi-Cycle MIPS FSM



What is the shortcoming of this design?

What does this design assume about memory?

Can We Do Better?

Can We Do Better?

What limitations do you see with the multi-cycle design?

Limited concurrency

- Some hardware resources are idle during different phases of instruction processing cycle
- "Fetch" logic is idle when an instruction is being "decoded" or "executed"
- Most of the datapath is idle when a memory access is happening

Can We Use the Idle Hardware to Improve Concurrency?


- Goal: More concurrency → Higher instruction throughput (i.e., more "work" completed in one cycle)
- Idea: When an instruction is using some resources in its processing phase, process other instructions on idle resources not needed by that instruction
 - E.g., when an instruction is being decoded, fetch the next instruction
 - E.g., when an instruction is being executed, decode another instruction
 - E.g., when an instruction is accessing data memory (ld/st), execute the next instruction
 - E.g., when an instruction is writing its result into the register file, access data memory for the next instruction

Can Have Different Instructions in Different Stages

- Fetch
- Decode
- Evaluate Address
- Fetch Operands
- Execute
- Store Result

- 1. Instruction fetch (IF)
- 2. Instruction decode and register operand fetch (ID/RF)
- 3. Execute/Evaluate memory address (EX/AG)
- 4. Memory operand fetch (MEM)
- 5. Store/writeback result (WB)

Can Have Different Instructions in Different Stages



Pipelining

Pipelining: Basic Idea

- More systematically:
 - Pipeline the execution of multiple instructions
 - Analogy: "Assembly line processing" of instructions


Idea:

- Divide the instruction processing cycle into distinct "stages" of processing
- Ensure there are enough hardware resources to process one instruction in each stage
- Process a different instruction in each stage
 - Instructions consecutive in program order are processed in consecutive stages
- Benefit: Increases instruction processing throughput (1/CPI)
- Downside: Start thinking about this...


Example: Execution of Four Independent ADDs

Multi-cycle: 4 cycles per instruction

1 instruction completed per 4 cycles




Pipelined: 4 cycles per 4 instructions (steady state)



1 instruction completed per cycle


Is life always this beautiful?

The Laundry Analogy




- "place one dirty load of clothes in the washer"
- "when the washer is finished, place the wet load in the dryer"
- "when the dryer is finished, take out the dry load and fold"
- "when folding is finished, put the clothes away"
 - steps to do a load are sequentially dependent
 - no dependence between different loads
 - different steps do not share resources

Pipelining Multiple Loads of Laundry




Pipelining Multiple Loads of Laundry: In Practice



the slowest step (the dryer) decides throughput

Pipelining Multiple Loads of Laundry: In Practice



throughput restored (2 loads per hour) using 2 dryers

A Real-Life Pipeline: Automobile Assembly




the collections of the Henry Ford

The guinea pig was the T's magneto, a component that supplied ignition energy to the engine before generators became common. A complex and innovative component that was one of the early Model T's technological advantages, Ford's magneto was integrated with the engine's flywheel and involved many pieces. Under the old system, each magneto was assembled by one worker. On average, that worker could assemble 35 of them in a nine-hour shift, or roughly one every

Ford's transition to moving assembly lines began in April 1913 with the integrated (and complex) flywheel/magneto. With each worker assigned to complete a few specific tasks rather than build the entire unit, Ford reduced magneto assembly time from about 15 minutes to 5, and the required workforce decreased from 29 to 14.

A Real-Life Pipeline: Automobile Assembly



An Old Pipelined Computer: IBM Stretch




Design	
Manufacturer	IBM
Designer	Gene Amdahl
Release date	May 1961
Units sold	9
Price	US\$7,780,000 (equivalent to \$67,380,000 in 2020)
Casing	
Weight	70,000 pounds (35 short tons; 32 t) ^[1]
Power	100 kW ^[1] @ 110 V
System	
Operating system	MCP
CPU	64-bit processor
Memory	2048 kilobytes (262144 x 64bits) ^[1]
MIPS	1.2 MIPS
Power Operating system CPU Memory	32 t) ^[1] 100 kW ^[1] @ 110 V System MCP 64-bit processor 2048 kilobytes (262144 x 64bits) ^[1]

An Ideal Pipeline

- Goal: Increase throughput with little increase in cost (hardware cost, in case of instruction processing)
- Repetition of identical operations
 - The same operation is repeated on a large number of different inputs (e.g., all laundry loads go through the same steps)
- Repetition of independent operations
 - No dependences between repeated operations
- Uniformly partitionable suboperations
 - Processing can be evenly divided into uniform-latency suboperations (that do not share resources)
- Fitting examples: automobile assembly line, doing laundry
 - What about the instruction processing "cycle"?

Ideal Pipelining


Tput = Throughput



More Realistic Pipeline: Throughput

Nonpipelined version with delay T

Tput = 1 / (T+S) where S = register (sequential logic) delay




k-stage pipelined version

Tput_{k-stage} =
$$1 / (T/k + S)$$

Tput_{max} = $1 / (1 \text{ gate delay } + S)$

Register delay reduces throughput (sequencing overhead b/w stages)




This picture assumes "perfect division of work between stages (T/k)"

More Realistic Pipeline: Cost

Nonpipelined version with combinational cost G


Cost = G+R where R = register cost



k-stage pipelined version


$$Cost_{k-stage} = G + Rk$$

Registers increase hardware cost




Pipelining Instruction Processing


Remember: The Instruction Processing Cycle




Remember: The Instruction Processing Cycle



Remember the Single-Cycle Microarchitecture




Dividing the Single-Cycle Uarch Into Stages



Is this the correct partitioning?


Why not 4 or 6 stages? Why not different boundaries?

Instruction Pipeline Throughput




5-stage speedup is 4, not 5 as predicted by the ideal model. Why?

Enabling Pipelined Processing: Pipeline Registers




Pipelined Operation Example


All instruction classes must follow the same path and timing through the pipeline stages.



Pipelined Operation Example




Illustrating Pipeline Operation: Operation View



Illustrating Pipeline Operation: Resource View

	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
IF	I ₀	I ₁	l ₂	l ₃	l ₄	I ₅	I ₆	I ₇	I ₈	l ₉	I ₁₀
ID		I ₀	I ₁	l ₂	l ₃	I ₄	I ₅	I ₆	I ₇	I ₈	l ₉
EX			I ₀	l ₁	l ₂	I ₃	I ₄	l ₅	I ₆	l ₇	I ₈
MEM				I ₀	l ₁	I ₂	l ₃	I ₄	l ₅	I ₆	I ₇
WB					I ₀	I ₁	l ₂	l ₃	I ₄	l ₅	I ₆


Control Points in a Pipeline



Control Signals in a Pipeline

- For a given instruction
 - same control signals as single-cycle, but
 - control signals required at different cycles, depending on stage


⇒ Option 1: decode once using the same logic as single-cycle and buffer signals until consumed




⇒ Option 2: carry relevant "instruction word/field" down the pipeline and decode locally within each or in a previous stage


Which one is better?

Pipelined Control Signals




Another Example: Single-Cycle and Pipelined






Another Example: Correct Pipelined Datapath



WriteReg control signal must arrive at the same time as Result

Another Example: Pipelined Control



Same control unit as single-cycle processor
 Control delayed to proper pipeline stage

Remember: An Ideal Pipeline

- Goal: Increase throughput with little increase in cost (hardware cost, in case of instruction processing)
- Repetition of identical operations
 - The same operation is repeated on a large number of different inputs (e.g., all laundry loads go through the same steps)
- Repetition of independent operations
 - No dependencies between repeated operations
- Uniformly partitionable suboperations
 - Processing an be evenly divided into uniform-latency suboperations (that do not share resources)
- Fitting examples: automobile assembly line, doing laundry
 - What about the instruction processing "cycle"?

Instruction Pipeline: Not An Ideal Pipeline

- Identical operations ... NOT!
 - ⇒ different instructions → not all need the same stages
 Forcing different instructions to go through the same pipe stages
 - → external fragmentation (some pipe stages idle for some instructions)
- Uniform suboperations ... NOT!
 - ⇒ different pipeline stages → not the same latency
 Need to force each stage to be controlled by the same clock
 - → internal fragmentation (some pipe stages are fast but still have to take the same clock cycle time)
- Independent operations ... NOT!
 - ⇒ instructions are not independent of each other

 Need to detect and resolve inter-instruction dependences to ensure
 the pipeline provides correct results
 - → pipeline stalls (pipeline is not always moving)

Issues in Pipeline Design

- Balancing work in pipeline stages
 - How many stages and what is done in each stage
- Keeping the pipeline correct, moving, and full in the presence of events that disrupt pipeline flow
 - Handling dependences
 - Data
 - Control
 - Handling resource contention
 - Handling long-latency (multi-cycle) operations
- Handling exceptions, interrupts
- Advanced: Improving pipeline throughput
 - Minimizing stalls

Causes of Pipeline Stalls

- Stall: A condition when the pipeline stops moving
- Resource contention
- Dependences (between instructions)
 - Data
 - Control
- Long-latency (multi-cycle) operations

Dependences and Their Types


- Also called "dependency" or less desirably "hazard"
- Dependences dictate ordering requirements between instructions
- Two types
 - Data dependence
 - Control dependence
- Resource contention is sometimes called resource dependence
 - However, this is not fundamental to (dictated by) program semantics, so we will treat it separately

Handling Resource Contention

- Happens when instructions in two pipeline stages need the same resource
- Solution 1: Eliminate the cause of contention
 - Duplicate the resource or increase its throughput
 - E.g., use separate instruction and data memories (caches)
 - E.g., use multiple ports for memory structures
- Solution 2: Detect the resource contention and stall one of the contending stages
 - Which stage do you stall?
 - Example: What if you had a single read and write port for the register file?

Example Resource Dependence: RegFile

- The register file can be read and written in the same cycle:
 - write takes place during the 1st half of the cycle
 - read takes place during the 2nd half of the cycle => no problem!!!
 - However, operations that read/write from/to the register file have only half a clock cycle remaining to complete ...



Data Dependences

- Data dependence types
 - Flow dependence (true data dependence read after write)
 - Anti dependence (write after read)
 - Output dependence (write after write)
- Which ones cause stalls in a pipelined machine?
 - For all of them, we need to ensure semantics of the program is correct
 - Flow dependences always need to be obeyed because they constitute true dependence on a value
 - Anti and output dependences exist due to limited number of architectural registers
 - They are dependence on a name, not a value
 - We will later see what we can do about them

Data Dependence Types

Flow dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$

Read-after-Write (RAW)

Anti dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_1 \leftarrow r_4 \text{ op } r_5$


Write-after-Read (WAR)

Output dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$
 $r_7 \leftarrow r_6 \text{ op } r_7$

Write-after-Write (WAW)

Pipelined Operation Example



Data Dependence Handling

Readings for Next Few Lectures

- H&H, Chapter 7.5-7.9
- Smith and Sohi, "The Microarchitecture of Superscalar Processors," Proceedings of the IEEE, 1995
 - More advanced pipelining
 - Interrupt and exception handling
 - Out-of-order and superscalar execution concepts

How to Handle Data Dependences

- Anti and output dependences are easier to handle
 - write to the destination only in last stage and in program order
- Flow dependences are more interesting & challenging
- Six fundamental ways of handling flow dependences
 - Detectand wait until value is available in register file
 - Detect and forward/bypass data to dependent instruction
 - Detect and eliminate the dependence at the software level
 - No reed for the hardware to detect dependence
 - Detect and move it out of the way for independent instructions
 - Predict the needed value(s), execute "speculatively", and verify
 - Do something else (fine-grained multithreading)
 - No need to detect

Recall: Data Dependence Types

Flow dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$

Read-after-Write (RAW)

Anti dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$

 $r_1 \leftarrow r_4 \text{ op } r_5$

Write-after-Read (WAR)


Output dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$
 $r_3 \leftarrow r_6 \text{ op } r_7$


Write-after-Write (WAW)

RAW Dependence Handling

Which one of the following flow dependences lead to conflicts in the 5-stage pipeline?



Pipeline Stall: Resolving Data Dependence



Interlocking

- Interlocking: Detection of dependence between instructions in a pipelined processor to guarantee correct execution
- Software based interlocking vs.
- Hardware based interlocking
- MIPS acronym?

Approaches to Dependence Detection (I)

Scoreboarding

- Each register in register file has a Valid bit associated with it
- An instruction that is writing to the register resets the Valid bit
- An instruction in Decode stage checks if all its source and destination registers are Valid
 - Yes: No need to stall... No dependence
 - No: Stall the instruction


Advantage:

Simple. 1 bit per register

Disadvantage:

Need to stall for all types of dependences, not only flow dep.

Pipelined Operation Example



Approaches to Dependence Detection (II)

Combinational dependence check logic

- Special logic checks if any instruction in later stages is supposed to write to any source register of the instruction that is being decoded
- Yes: stall the instruction/pipeline
- No: no need to stall... no flow dependence


Advantage:

No need to stall on anti and output dependences

Disadvantage:

- Logic is more complex than a scoreboard
- Logic becomes more complex as we make the pipeline deeper and wider (flash-forward: think superscalar execution)

Pipelined Operation Example



Once You Detect the Dependence in Hardware


- What do you do afterwards?
- Observation: Dependence between two instructions is detected before the communicated data value becomes available
- Option 1: Stall the dependent instruction right away
- Option 2: Stall the dependent instruction only when necessary → data forwarding/bypassing
- Option 3: ...

Data Forwarding/Bypassing

- Problem: A consumer (dependent) instruction has to wait in decode stage until the producer instruction writes its value in the register file
- Goal: We do not want to stall the pipeline unnecessarily
- Observation: The data value needed by the consumer instruction can be supplied directly from a later stage in the pipeline (instead of only from the register file)
- Idea: Add additional dependence check logic and data forwarding paths (buses) to supply the producer's value to the consumer right after the value is available
- Benefit: Consumer can move in the pipeline until the point the value can be supplied → less stalling

Data Dependence Handling: Concepts and Implementation

How to Implement Stalling



- Stall
 - disable PC and IF/ID latching; ensure stalled instruction stays in its stage
 - Insert "invalid" instructions/nops into the stage following the stalled one (called "bubbles")


RAW Data Dependence Example

 One instruction writes a register (\$s0) and next instructions read this register => read after write (RAW) dependence.


add writes into \$s0 in the first half of cycle 5

Only if the pipeline handles data dependences incorrectly!

- sub reads \$s0 in 2nd half of cycle 5, getting the correct value
- subsequent instructions read the correct value of \$s0



Compile-Time Detection and Elimination



- Insert enough independent instructions for the required result to be ready by the time it is needed by a dependent one
 - Reorder/reschedule/insert instructions at the compiler level

- Also called Data Bypassing
- Forward the result value to the dependent instruction as soon as the value is available
- We have already seen the basic idea before
- Remember dataflow?
 - Data value is supplied to dependent instruction as soon as it is available
 - Instruction executes when all its operands are available
- Data forwarding brings a pipeline closer to data flow execution principles

We Covered Until This Point in Lecture

Digital Design & Computer Arch.


Lecture 13: Pipelining


Prof. Onur Mutlu

ETH Zürich

Spring 2022

7 April 2022





- Forward to Execute stage from either:
 - Memory stage or
 - Writeback stage
- When should we forward from either Memory or Writeback stage?
 - If that stage will write to a destination register and the destination register matches the source register
 - If both the Memory & Writeback stages contain matching destination registers, Memory stage has priority to forward its data, because it contains the *more recently executed* instruction


Data Forwarding (in Pseudocode)

- Forward to Execute stage from either:
 - Memory stage or
 - Writeback stage
- Forwarding logic for ForwardAE (pseudo code):

```
if ((rsE != 0) AND (rsE == WriteRegM) AND RegWriteM) then
    ForwardAE = 10  # forward from Memory stage
else if ((rsE != 0) AND (rsE == WriteRegW) AND RegWriteW) then
    ForwardAE = 01  # forward from Writeback stage
else
    ForwardAE = 00  # no forwarding
```


Forwarding logic for ForwardBE same, but replace rsE with rtE

Forwarding Is Not Always Possible




- Forwarding is usually sufficient to resolve RAW data dependences
- Unfortunately, there are cases when forwarding is not possible
 - due to pipeline design and instruction latencies
 - □ The 1w instruction does not finish reading data until the end of Memory stage
 - → its result cannot be forwarded to the Execute stage of the next instruction

Stalling Necessary for MEM-EX Dependence



Stalling and Dependence Detection Hardware



Hardware Needed for Stalling

- Stalls are supported by adding
 - enable inputs (EN) to the Fetch and Decode pipeline registers
 - synchronous reset/clear (CLR) input to the Execute pipeline register
 - or an INV bit associated with each pipeline register, indicating that contents are INValid
- When a lw stall occurs
 - Keep the values in the Decode and Fetch stage pipeline registers
 - StallD and StallF are asserted
 - Clear the contents of the Execute stage register, introducing a bubble
 - FlushE is also asserted

A Special Case of Data Dependence

- Control dependence
 - Data dependence on the Instruction Pointer / Program Counter

Control Dependence

- Question: What should the fetch PC be in the next cycle?
- Answer: The address of the next instruction
 - All instructions are control dependent on previous ones. Why?
- If the fetched instruction is a non-control-flow instruction:
 - Next Fetch PC is the address of the next-sequential instruction
 - Easy to determine if we know the size of the fetched instruction
- If the instruction that is fetched is a control-flow instruction:
 - How do we determine the next Fetch PC?
- In fact, how do we know whether or not the fetched instruction is a control-flow instruction?

Branch Prediction

Special case of data dependence: dependence on PC


beq:

- Conditional branch is not resolved until the fourth stage of the pipeline
- Instructions after the branch are fetched before branch is resolved
- Simple "branch prediction" example:
 - Always predict that the next sequential instruction is fetched
 - Called "Always not taken" prediction
 - Flush (invalidate) such instructions if the branch is taken


Branch misprediction penalty

- number of instructions flushed when branch is incorrectly predicted
- Penalty can be reduced by resolving the branch earlier
 - Called "Early branch resolution"


Control Dependence: Original Pipeline




Control Dependence: Flush on Misprediction



Pipeline with Early Branch Resolution



Early Branch Resolution



Early Branch Resolution: Good Idea?

Advantages

- Reduced branch misprediction penalty
 - → Reduced CPI (cycles per instruction)


Disadvantages

- Potential increase in clock cycle time?
 - → Higher clock period and lower frequency?
- Additional hardware cost
 - → Specialized and likely not used by other instructions

Recall: Performance Analysis Basics

- Execution time of a single instruction
 - □ {CPI} x {clock cycle time}
 - CPI: Number of cycles it takes to execute an instruction
- Execution time of an entire program
 - Sum over all instructions [{CPI} x {clock cycle time}]

Data Forwarding for Early Branch Resolution



Forwarding and Stalling Hardware Control

```
// Forwarding logic:
assign ForwardAD = (rsD != 0) & (rsD == WriteRegM) & RegWriteM;
assign ForwardBD = (rtD != 0) & (rtD == WriteRegM) & RegWriteM;
//Stalling logic:
assign lwstall = ((rsD == rtE) | (rtD == rtE)) & MemtoRegE;
assign branchstall = (BranchD & RegWriteE &
                     (WriteRegE == rsD | WriteRegE == rtD))
                     (BranchD & MemtoRegM &
                     (WriteRegM == rsD | WriteRegM == rtD));
// Stall signals;
assign StallF = lwstall | branchstall;
assign StallD = lwstall | branchstall;
assign FLushE = lwstall | branchstall;
```

Final Pipelined MIPS Processor (H&H)




Figure 7.58 Pipelined processor with full hazard handling


Includes always-taken br prediction, early branch resolution, forwarding, stall logic

Doing Better: Smarter Branch Prediction


- Guess whether or not branch will be taken
 - Backward branches are usually taken (loops)
 - Consider history of whether branch was previously taken to improve the guess
- Accurate branch prediction reduces the fraction of branches requiring a flush

- Many sophisticated techniques are employed in modern processors
 - Including simple machine learning methods
 - We will see them in the Branch Prediction lectures


More on Branch Prediction (I)



More on Branch Prediction (II)



More on Branch Prediction (III)



Lectures on Branch Prediction

- Digital Design & Computer Architecture, Spring 2020, Lecture 16b
 - Branch Prediction I (ETH Zurich, Spring 2020)
 - https://www.youtube.com/watch?v=h6l9yYSyZHM&list=PL5Q2soXY2Zi_FRrloMa2fU YWPGiZUBQo2&index=22
- Digital Design & Computer Architecture, Spring 2020, Lecture 17
 - Branch Prediction II (ETH Zurich, Spring 2020)
 - https://www.youtube.com/watch?v=z77VpggShvg&list=PL5Q2soXY2Zi_FRrloMa2fU YWPGiZUBQo2&index=23
- Computer Architecture, Spring 2015, Lecture 5
 - Advanced Branch Prediction (CMU, Spring 2015)
 - https://www.youtube.com/watch?v=yDjsrjTOtk&list=PL5PHm2jkkXmgVhh8CHAu9N76TShJqfYDt&index=4

Pipelined Performance Example

Pipelined Performance Example

SPECINT2017 benchmark:

- 25% loads
- 10% stores
- 11% branches
- 2% jumps
- 52% R-type

Suppose:

- 40% of loads used by next instruction
- 25% of branches mispredicted
- All jumps flush next instruction
- What is the average CPI?

Pipelined Performance Example Solution

- Load/Branch CPI = 1 when no stall/flush, 2 when stall/flush. Thus:
 - $CPI_{lw} = 1(0.6) + 2(0.4) = 1.4$
 - $CPI_{beg} = 1(0.75) + 2(0.25) = 1.25$

Average CPI for load

Average CPI for branch

- And
 - Average CPI =

Pipelined Performance Example Solution

- Load/Branch CPI = 1 when no stall/flush, 2 when stall/flush. Thus:
 - \blacksquare CPI_{IW} = 1(0.6) + 2(0.4) = 1.4
 - $CPI_{beg} = 1(0.75) + 2(0.25) = 1.25$

Average CPI for load

Average CPI for branch

And

load store beq jump r-type

= 1.15

Pipelined Performance

There are 5 stages, and 5 different timing paths:

```
\begin{array}{l} \textbf{T_{c}} = \text{max} \, \{ \\ & t_{pcq} + t_{mem} + t_{setup} \\ & 2(t_{RFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup}) \\ & t_{pcq} + t_{mux} + t_{mux} + t_{ALU} + t_{setup} \\ & t_{pcq} + t_{memwrite} + t_{setup} \\ & 2(t_{pcq} + t_{mux} + t_{RFwrite}) \\ & \} \end{array} \qquad \begin{array}{l} \textit{fetch} \\ \textit{decode} \\ \textit{execute} \\ \textit{memory} \\ \textit{writeback} \\ \\ \end{pmatrix}
```

- The operation speed depends on the slowest operation
- Decode and Writeback use register file and have only half a clock cycle to complete, that is why there is a 2 in front of them

Pipelined Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t _{pcq_PC}	30
Register setup	t _{setup}	20
Multiplexer	t _{mux}	25
ALU	t _{ALU}	200
Memory read	t _{mem}	250
Register file read	t _{RFread}	150
Register file setup	t _{RFsetup}	20
Equality comparator	t _{eq}	40
AND gate	t _{AND}	15
Memory write	$T_{memwrite}$	220
Register file write	t _{RFwrite}	100

$$T_c$$
 = 2($t_{RFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup}$)
= 2[150 + 25 + 40 + 15 + 25 + 20] ps
= 550 ps

Pipelined Performance Example

- For a program with 100 billion instructions executing on a pipelined MIPS processor:
 - CPI = 1.15
 - $T_c = 550 \text{ ps}$
- Execution Time = (# instructions) × CPI × T_c = $(100 \times 10^9)(1.15)(550 \times 10^{-12})$ = 63 seconds

Performance Summary for 3 MIPS microarch.

Processor	Execution Time (seconds)	Speedup (single-cycle is baseline)
Single-cycle	95	1
Multicycle	133	0.71
Pipelined	63	1.51

- Pipelined implementation is the fastest of 3 implementations
- Even though we have a 5-stage pipeline, speedup is not 5X over multi-cycle!

Recall: How to Handle Data Dependences

- Anti and output dependences are easier to handle
 - write to the destination only in last stage and in program order
- Flow dependences are more interesting
- Six fundamental ways of handling flow dependences
 - Detect and wait until value is available in register file
 - Detect and forward/bypass data to dependent instruction
 - Detect and eliminate the dependence at the software level
 - No need for the hardware to detect dependence
 - Detect and move it out of the way for independent instructions
 - Predict the needed value(s), execute "speculatively", and verify
 - Do something else (fine-grained multithreading)
 - No need to detect

Recall: How to Handle Data Dependences

- Anti and output dependences are easier to handle
 - write to the destination only in last stage and in program order
- Flow dependences are more interesting
- Six fundamental ways of handling flow dependences
 - Detect and wait until value is available in register file
 - Detect and forward/bypass data to dependent instruction
 - Detect and eliminate the dependence at the software level
 - No need for the hardware to detect dependence
 - Detect and move it out of the way for independent instructions
 - Predict the needed value(s), execute "speculatively", and verify
 - Do something else (fine-grained multithreading)
 - No need to detect

Questions to Ponder

- What is the role of the hardware vs. the software in data dependence handling?
 - Software based interlocking
 - Hardware based interlocking
 - Who inserts/manages the pipeline bubbles?
 - Who finds the independent instructions to fill "empty" pipeline slots?
 - What are the advantages/disadvantages of each?
 - Think of the performance equation as well


Questions to Ponder

- What is the role of the hardware vs. the software in the order in which instructions are executed in the pipeline?
 - □ Software based instruction scheduling → static scheduling
 - □ Hardware based instruction scheduling → dynamic scheduling
- How does each impact different metrics?
 - Performance (and parts of the performance equation)
 - Complexity
 - Power consumption
 - Reliability

More on Software vs. Hardware

- Software based scheduling of instructions → static scheduling
 - Compiler orders the instructions, hardware executes them in that order
 - Contrast this with dynamic scheduling (in which hardware can execute instructions out of the compiler-specified order)
 - How does the compiler know the latency of each instruction?
- What information does the compiler not know that makes static scheduling difficult?
 - Answer: Anything that is determined at run time
 - Variable-length operation latency, memory addr, branch direction
- How can the compiler alleviate this (i.e., estimate the unknown)?
 - Answer: Profiling

More on Static Instruction Scheduling



Lectures on Static Instruction Scheduling


- Computer Architecture, Spring 2015, Lecture 16
 - Static Instruction Scheduling (CMU, Spring 2015)
 - https://www.youtube.com/watch?v=isBEVkIjgGA&list=PL5PHm2jkkXmi5CxxI7b3JC L1TWybTDtKq&index=18

- Computer Architecture, Spring 2013, Lecture 21
 - Static Instruction Scheduling (CMU, Spring 2013)
 - https://www.youtube.com/watch?v=XdDUn2WtkRg&list=PL5PHm2jkkXmidJOd59RE og9jDnPDTG6IJ&index=21

Recall: Semantic Gap

Optimization burden on HW


 How close instructions & data types & addressing modes are to high-level language (HLL)



Optimization burden on SW

Recall: How to Change the Semantic Gap Tradeoffs

Translate from one ISA into a different "implementation" ISA




Another Example: NVIDIA Denver

The Secret of Denver: Binary Translation & Code Optimization

As we alluded to earlier, NVIDIA's decision to forgo a traditional out-of-order design for Denver means that much of Denver's potential is contained in its software rather than its hardware. The underlying chip itself, though by no means simple, is at its core a very large in-order processor. So it falls to the software stack to make Denver sing.

Accomplishing this task is NVIDIA's dynamic code optimizer (DCO). The purpose of the DCO is to accomplish two tasks: to translate ARM code to Denver's native format, and to optimize this code to make it run better on Denver. With no out-of-order hardware on Denver, it is the DCO's task to find instruction level parallelism within a thread to fill Denver's many execution units, and to reorder instructions around potential stalls, something that is no simple task.





Transmeta: x86 to VLIW Translation





Figure 5. The Code Morphing software mediates between x86 software and the Crusoe processor.

Klaiber, "The Technology Behind Crusoe Processors," Transmeta White Paper 2000.

More on Static Instruction Scheduling



Lectures on Static Instruction Scheduling

- Computer Architecture, Spring 2015, Lecture 16
 - Static Instruction Scheduling (CMU, Spring 2015)
 - https://www.youtube.com/watch?v=isBEVkIjgGA&list=PL5PHm2jkkXmi5CxxI7b3JC L1TWybTDtKq&index=18

- Computer Architecture, Spring 2013, Lecture 21
 - Static Instruction Scheduling (CMU, Spring 2013)
 - https://www.youtube.com/watch?v=XdDUn2WtkRg&list=PL5PHm2jkkXmidJOd59RE og9jDnPDTG6IJ&index=21

Recall: How to Handle Data Dependences

- Anti and output dependences are easier to handle
 - write to the destination only in last stage and in program order
- Flow dependences are more interesting
- Six fundamental ways of handling flow dependences
 - Detect and wait until value is available in register file
 - Detect and forward/bypass data to dependent instruction
 - Detect and eliminate the dependence at the software level
 - No need for the hardware to detect dependence
 - Detect and move it out of the way for independent instructions
 - Predict the needed value(s), execute "speculatively", and verify
 - Do something else (fine-grained multithreading)
 - No need to detect


Fine-Grained Multithreading

Fine-Grained Multithreading

- Idea: Hardware has multiple thread contexts (PC+registers).
 Each cycle, fetch engine fetches from a different thread.
 - By the time the fetched branch/instruction resolves, no instruction is fetched from the same thread

 Branch/instruction resolution latency overlapped with execution of other threads' instructions

- + No logic needed for handling control and data dependences within a thread
- -- Single thread performance suffers
- -- Extra logic for keeping thread contexts
- Does not overlap latency if not enough threads to cover the whole pipeline



Fine-Grained Multithreading (II)

- Idea: Switch to another thread every cycle such that no two instructions from a thread are in the pipeline concurrently
- Tolerates the control and data dependence latencies by overlapping the latency with useful work from other threads
- Improves pipeline utilization by taking advantage of multiple threads
- Thornton, "Parallel Operation in the Control Data 6600," AFIPS 1964.
- Smith, "A pipelined, shared resource MIMD computer," ICPP 1978.

Fine-Grained Multithreading: History


- CDC 6600's peripheral processing unit is fine-grained multithreaded
 - Thornton, "Parallel Operation in the Control Data 6600," AFIPS 1964.
 - Processor executes a different I/O thread every cycle
 - An operation from the same thread is executed every 10 cycles
- Denelcor HEP (Heterogeneous Element Processor)
 - Smith, "A pipelined, shared resource MIMD computer," ICPP 1978.
 - □ 120 threads/processor
 - available queue vs. unavailable (waiting) queue for threads
 - each thread can have only 1 instruction in the processor pipeline; each thread independent
 - to each thread, processor looks like a non-pipelined machine
 - system throughput vs. single thread performance tradeoff

Fine-Grained Multithreading in HEP


- Cycle time: 100ns
- 8 stages → 800 ns to complete an instruction
 - assuming no memory access
- No control and data dependence checking



Burton Smith (1941-2018)




Multithreaded Pipeline Example



Slide credit: Joel Emer

Sun Niagara Multithreaded Pipeline



Kongetira et al., "Niagara: A 32-Way Multithreaded Sparc Processor," IEEE Micro 2005.

Fine-Grained Multithreading

Advantages


- + No need for dependence checking between instructions (only one instruction in pipeline from a single thread)
- + No need for branch prediction logic
- + Otherwise-bubble cycles used for executing useful instructions from different threads
- + Improved system throughput, latency tolerance, utilization

Disadvantages


- Extra hardware complexity: multiple hardware contexts (PCs, register files, ...), thread selection logic
- Reduced single thread performance (one instruction fetched every N cycles from the same thread)
- Resource contention between threads in caches and memory
- Some dependence checking logic *between* threads remains (load/store)

Modern GPUs are FGMT Machines

NVIDIA GeForce GTX 285 "core"




NVIDIA GeForce GTX 285 "core"



- Groups of 32 threads share instruction stream (each group is a Warp): they execute the same instruction on different data
- Up to 32 warps are interleaved in an FGMT manner
- Up to 1024 thread contexts can be stored

NVIDIA GeForce GTX 285



30 cores on the GTX 285: 30,720 threads

Further Reading for the Interested (I)

A PIPELINED, SHARED RESOUCE MIMD COMPUTER

Denelcor, Inc.

Denver, Colorado 80205



Burton Smith (1941-2018)

Architecture and applications of the HEP multiprocessor computer system

Burton J. Smith

Denelcor, Inc., 14221 E. 4th Avenue, Aurora, Colorado 80011

Further Reading for the Interested (II)

The Tera Computer System*

Robert Alverson


David Callahan Allan Porterfield Daniel Cummings Burton Smith Brian Koblenz

Tera Computer Company Seattle, Washington USA

4 Processors

Each processor in a Tera computer can execute multiple instruction streams simultaneously. In the current implementation, as few as one or as many as 128 program counters may be active at once. On every tick of the clock, the processor logic selects a stream that is ready to execute and allows it to issue its next instruction. Since instruction interpretation is completely pipelined by the processor and by the network and memories as well, a new instruction from a different stream may be issued in each tick without interfering with its predecessors. When an instruction finishes, the stream to which it belongs thereby becomes ready to execute the next instruction. As long as there are enough instruction streams in the processor so that the average instruction latency is filled with instructions from other streams, the processor is being fully utilized. Thus, it is only necessary to have enough streams to hide the expected latency (perhaps 70 ticks on average); once latency is hidden the processor is running at peak performance and additional streams do not speed the result.


More on Multithreading (I)




More on Multithreading (II)



More on Multithreading (III)



More on Multithreading (IV)



Lectures on Multithreading

- Parallel Computer Architecture, Fall 2012, Lecture 9
 - Multithreading I (CMU, Fall 2012)
 - https://www.youtube.com/watch?v=iqi9wFqFiNU&list=PL5PHm2jkkXmgDN1PLwOY
 tGtUlynnyV6D&index=51
- Parallel Computer Architecture, Fall 2012, Lecture 10
 - Multithreading II (CMU, Fall 2012)
 - https://www.youtube.com/watch?v=e8lfl6MbILg&list=PL5PHm2jkkXmgDN1PLwOY_ tGtUlynnyV6D&index=52
- Parallel Computer Architecture, Fall 2012, Lecture 13
 - Multithreading III (CMU, Fall 2012)
 - https://www.youtube.com/watch?v=7vkDpZ1 hHM&list=PL5PHm2jkkXmgDN1PLwOY_tGtUlynnyV6D&index=53
- Parallel Computer Architecture, Fall 2012, Lecture 15
 - Speculation I (CMU, Fall 2012)
 - https://www.youtube.com/watch?v= hbmzIDe0sA&list=PL5PHm2jkkXmgDN1PLwOY_tGtUlynnyV6D&index=54

Digital Design & Computer Arch.

Lecture 13: Pipelining

Prof. Onur Mutlu

ETH Zürich


Spring 2022

7 April 2022

Pipelining and Precise Exceptions: Preserving Sequential Semantics


Multi-Cycle Execution

- Not all instructions take the same amount of time for "execution"
- Idea: Have multiple different functional units that take different number of cycles
 - Can be pipelined or not pipelined
 - Can let independent instructions start execution on a different functional unit before a previous long-latency instruction finishes execution



Issues in Pipelining: Multi-Cycle Execute

- Instructions can take different number of cycles in EXECUTE stage
 - Integer ADD versus Integer DIVide



- What is wrong with this picture in a Von Neumann architecture?
 - Sequential semantics of the ISA NOT preserved!
 - What if DIV incurs an exception?

Exceptions and Interrupts

- "Unplanned" changes or interruptions in program execution
- Due to internal problems in execution of the program
 - → Exceptions
- Due to external events that need to be handled by the processor
 - → Interrupts
- Both exceptions and interrupts require
 - stopping of the current program
 - saving the architectural state
 - □ handling the exception/interrupt → switch to handler
 - return back to program execution (if possible and makes sense)

Exceptions vs. Interrupts

Cause

- Exceptions: internal to the running thread
- Interrupts: external to the running thread

When to Handle

- Exceptions: when detected (and known to be non-speculative)
- Interrupts: when convenient
 - Except for very high priority ones
 - Power failure
 - Machine check (error)
- Priority: process (exception), depends (interrupt)
- Handling Context: process (exception), system (interrupt)

Precise Exceptions/Interrupts

- The architectural state should be consistent (precise) when the exception/interrupt is ready to be handled
- 1. All previous instructions should be completely retired.
- 2. No later instruction should be retired.

Retire = commit = finish execution and update arch. state

Checking for and Handling Exceptions in Pipelining

- When the oldest instruction ready-to-be-retired is detected to have caused an exception, the control logic
 - Ensures architectural state is precise (register file, PC, memory)
 - Flushes all younger instructions in the pipeline
 - Saves PC and registers (as specified by the ISA)
 - Redirects the fetch engine to the appropriate exception handling routine

Why Do We Want Precise Exceptions?

- Semantics of the von Neumann model ISA specifies it
 - Remember von Neumann vs. Dataflow
- Aids software debugging
- Enables (easy) recovery from exceptions
- Enables (easily) restartable processes
- Enables traps into software (e.g., software implemented opcodes)

Ensuring Precise Exceptions

- Easy to do in single-cycle and multi-cycle machines
- Single-cycle
 - Instruction boundaries == Cycle boundaries
- Multi-cycle
 - Add special states in the control FSM that lead to the exception or interrupt handlers
 - Switch to the handler only at a precise state → before fetching the next instruction

Precise Exceptions in Multi-Cycle FSM




Figure 7.64 Controller supporting exceptions and mfc0

Precise Exceptions in Multi-Cycle Datapath





Figure 7.62 Datapath supporting overflow and undefined instruction exceptions

Multi-Cycle Execute: More Complications

- Instructions can take different number of cycles in EXECUTE stage
 - Integer ADD versus Integer DIVide



- What is wrong with this picture in a Von Neumann architecture?
 - Sequential semantics of the ISA NOT preserved!
 - What if DIV incurs an exception?

Ensuring Precise Exceptions in Pipelining

Idea: Make each operation take the same amount of time

DIV	R3 ← R1, R2
ADD	R4 ← R1, R2

F	D	Е	Е	Е	Е	Ε	Е	Е	Е	W						
	F	D	Е	Е	Е	Е	Е	Е	Е	Ε	W					
		F	D	Е	Е	Е	Е	Е	Е	Е	Ε	W				
			F	D	Е	Е	Е	Е	Е	Е	Е	Ε	W			
				F	D	Е	Ε	Ε	Ε	Е	Е	Ε	Ε	W		
					F	D	Е	Е	Е	Е	Ш	Е	Е	Ш	W	
						F	D	E	E	Е	Ш	Е	Е	Ш	Е	W

Downside

- Worst-case instruction latency determines all instructions' latency
 - What about memory operations?
 - Each functional unit takes worst-case number of cycles?

Solutions


- Reorder buffer
- History buffer
- Future register file
- Checkpointing

We will not cover these See suggested lecture videos from Spring 2015

- Suggested reading
 - Smith and Plezskun, "Implementing Precise Interrupts in Pipelined Processors," IEEE Trans on Computers 1988 and ISCA 1985.

Solution I: Reorder Buffer (ROB)

- Idea: Complete instructions out-of-order, but reorder them before making results visible to architectural state
- When instruction is decoded, it reserves the next-sequential entry in the ROB
- When instruction completes, it writes result into ROB entry
- When instruction oldest in ROB and it has completed without exceptions, its result moved to reg. file or memory



Reorder Buffer

 Buffers information about all instructions that are decoded but not yet retired/committed


What's in a ROB Entry?

V	DestRegID	DestRegVal	StoreAddr	StoreData	PC	Valid bits for reg/data + control bits	Exception?	
---	-----------	------------	-----------	-----------	----	--	------------	--

- Everything required to:
 - correctly reorder instructions back into the program order
 - update the architectural state with the instruction's result(s), if instruction can retire without any issues
 - handle an exception/interrupt precisely, if an exception/interrupt needs to be handled before retiring the instruction
- Need valid bits to keep track of readiness of the result(s) and find out if the instruction has completed execution

Reorder Buffer: Independent Operations


- Result first written to ROB on instruction completion
- Result written to register file at commit time



- What if a later instruction needs a value in the reorder buffer?
 - □ One option: stall the operation → stall the pipeline
 - Better: Read the value from the reorder buffer. How?

Reorder Buffer: How to Access?


 A register value can be in the register file, reorder buffer, (or bypass/forwarding paths)



Simplifying Reorder Buffer Access

- Idea: Use indirection
- Access register file first (check if the register is valid)
 - If register not valid, register file stores the ID of the reorder buffer entry that contains (or will contain) the value of the register
 - Mapping of the register to a ROB entry: Register file maps the register to a reorder buffer entry if there is an in-flight instruction writing to the register
- Access reorder buffer next
- Now, reorder buffer does not need to be content addressable

Reorder Buffer in Intel Pentium III



Boggs et al., "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal, 2001.

Important: Register Renaming with a Reorder Buffer

- Output and anti dependences are not true dependences
 - WHY? The same register refers to values that have nothing to do with each other
 - They exist due to lack of register ID's (i.e. names) in the ISA
- The register ID is renamed to the reorder buffer entry that will hold the register's value
 - □ Register ID → ROB entry ID
 - □ Architectural register ID → Physical register ID
 - After renaming, ROB entry ID used to refer to the register
- This eliminates anti and output dependences
 - Gives the illusion that there are a large number of registers

Recall: Data Dependence Types

True (flow) dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 Read-after-Write $r_5 \leftarrow r_3 \text{ op } r_4$ (RAW) -- **True**

Anti dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_1 \leftarrow r_4 \text{ op } r_5$

Write-after-Read (WAR) -- Anti

Output-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$
 $r_3 \leftarrow r_6 \text{ op } r_7$

Write-after-Write (WAW) -- Output

Renaming Example

- Assume
 - Register file has a pointer to the reorder buffer entry that contains or will contain the value, if the register is not valid
 - Reorder buffer works as described before
- Where is the latest definition of R3 for each instruction below in sequential order?

```
LD R0(0) \rightarrow R3
```

LD R3, R1 \rightarrow R10

MUL R1, R2 \rightarrow R3


MUL R3, R4 \rightarrow R11

ADD R5, R6 \rightarrow R3

ADD R7, R8 \rightarrow R12

In-Order Pipeline with Reorder Buffer

- Decode (D): Access regfile/ROB, allocate entry in ROB, check if instruction can execute, if so dispatch instruction
- Execute (E): Instructions can complete out-of-order
- Completion (R): Write result to reorder buffer
- Retirement/Commit (W): Check for exceptions; if none, write result to architectural register file or memory; else, flush pipeline and start from exception handler
- In-order dispatch/execution, out-of-order completion, in-order retirement




Reorder Buffer Tradeoffs


- Advantages
 - Conceptually simple for supporting precise exceptions
 - Can eliminate false dependences
- Disadvantages
 - Reorder buffer needs to be accessed to get the results that are yet to be written to the register file
 - CAM or indirection → increased latency and complexity
- Other solutions aim to eliminate the disadvantages
 - History buffer
 - Future file

- We will not cover these See suggested lecture videos from Spring 2015
- Checkpointing

More on State Maintenance & Precise Exceptions



More on State Maintenance & Precise Exceptions



Lectures on State Maintenance & Recovery

- Computer Architecture, Spring 2015, Lecture 11
 - Precise Exceptions, State Maintenance/Recovery (CMU, Spring 2015)
 - https://www.youtube.com/watch?v=nMfbtzWizDA&list=PL5PHm2jkkXmi5CxxI7b3J CL1TWybTDtKq&index=13
- Digital Design & Computer Architecture, Spring 2019, Lecture 15a
 - Reorder Buffer (ETH Zurich, Spring 2019)
 - https://www.youtube.com/watch?v=9yo3yhUijQs&list=PL5Q2soXY2Zi8J58xLKBNFQ FHRO3GrXxA9&index=17

Suggested Readings for the Interested

- Smith and Plezskun, "Implementing Precise Interrupts in Pipelined Processors," IEEE Trans on Computers 1988 and ISCA 1985.
- Smith and Sohi, "The Microarchitecture of Superscalar Processors," Proceedings of the IEEE, 1995
- Hwu and Patt, "Checkpoint Repair for Out-of-order Execution Machines," ISCA 1987.
- Backup Slides

Backup Slides on Precise Exceptions

Reorder Buffer Tradeoffs

Advantages

- Conceptually simple for supporting precise exceptions
- Can eliminate false dependences


Disadvantages

- Reorder buffer needs to be accessed to get the results that are yet to be written to the register file
 - CAM or indirection → increased latency and complexity
- Other solutions aim to eliminate the disadvantages
 - History buffer
 - Future file
 - Checkpointing

Solution II: History Buffer (HB)

- Idea: Update the register file when instruction completes, but UNDO UPDATES when an exception occurs
- When instruction is decoded, it reserves an HB entry
- When the instruction completes, it stores the old value of its destination in the HB
- When instruction is oldest and no exceptions/interrupts, the HB entry discarded
- When instruction is oldest and an exception needs to be handled, old values in the HB are written back into the architectural state from tail to head

History Buffer



Advantage:

- □ Register file contains up-to-date values for incoming instructions
 → History buffer access not on critical path
- Disadvantage:
 - Need to read the old value of the destination register
 - Need to unwind the history buffer upon an exception → increased exception/interrupt handling latency

Comparison of Two Approaches

Reorder buffer

- Pessimistic register file update
- Update only with non-speculative values (in program order)
- Leads to complexity/delay in accessing the new values


History buffer

- Optimistic register file update
- Update immediately, but log the old value for recovery
- Leads to complexity/delay in logging old values
- Can we get the best of both worlds?
 - Principle: Heterogeneity
 - Idea: Have both types of register files

Solution III: Future File (FF) + ROB

- Idea: Keep two register files (speculative and architectural)
 - Arch reg file: Updated in program order for precise exceptions
 - Use a reorder buffer to ensure in-order updates
 - Future reg file: Updated as soon as an instruction completes (if the instruction is the youngest one to write to a register)
- Future file is used for fast access to latest register values (speculative state)
 - Frontend register file
- Architectural file is used for state recovery on exceptions (architectural state)
 - Backend register file


Future File



- Advantage
 - No need to read the new values from the ROB (no CAM or indirection) or the old value of destination register
- Disadvantage
 - Multiple register files
 - Need to copy arch. reg. file to future file on an exception

In-Order Pipeline with Future File and Reorder Buffer


- Decode (D): Access future file, allocate entry in ROB, check if instruction can execute, if so dispatch instruction
- Execute (E): Instructions can complete out-of-order
- Completion (R): Write result to reorder buffer and future file
- Retirement/Commit (W): Check for exceptions; if none, write result to architectural register file or memory; else, flush pipeline, copy architectural file to future file, and start from exception handler
- In-order dispatch/execution, out-of-order completion, in-order retirement




Can We Reduce the Overhead of Two Register Files?

- Idea: Use indirection, i.e., pointers to data in frontend and retirement
 - Have a single storage that stores register data values
 - Keep two register maps (speculative and architectural); also called register alias tables (RATs)
- Future map used for fast access to latest register values (speculative state)
 - Frontend register map
- Architectural map is used for state recovery on exceptions (architectural state)
 - Backend register map

Future Map in Intel Pentium 4



Reorder Buffer vs. Future Map Comparison



Before We Get to Checkpointing ...

- Let's cover what happens on exceptions
- And branch mispredictions

Checking for and Handling Exceptions in Pipelining

- When the oldest instruction ready-to-be-retired is detected to have caused an exception, the control logic
 - Recovers architectural state (register file, IP, and memory)
 - Flushes all younger instructions in the pipeline
 - Saves IP and registers (as specified by the ISA)
 - Redirects the fetch engine to the exception handling routine
 - Vectored exceptions

Pipelining Issues: Branch Mispredictions

- A branch misprediction resembles an "exception"
 - Except it is not visible to software (i.e., it is microarchitectural)
- What about branch misprediction recovery?
 - Similar to exception handling except can be initiated before the branch is the oldest instruction (not architectural)
 - All three state recovery methods can be used
- Difference between exceptions and branch mispredictions?
 - Branch mispredictions are much more common
 - → need fast state recovery to minimize performance impact of mispredictions

How Fast Is State Recovery?

- Latency of state recovery affects
 - Exception service latency
 - Interrupt service latency
 - Latency to supply the correct data to instructions fetched after a branch misprediction
- Which ones above need to be fast?
- How do the three state maintenance methods fare in terms of recovery latency?
 - Reorder buffer
 - History buffer
 - Future file

Branch State Recovery Actions and Latency

Reorder Buffer

- Flush instructions in pipeline younger than the branch
- Finish all instructions in the reorder buffer

History buffer

- Flush instructions in pipeline younger than the branch
- Undo all instructions after the branch by rewinding from the tail of the history buffer until the branch & restoring old values one by one into the register file

Future file

- Wait until branch is the oldest instruction in the machine
- Copy arch. reg. file to future file
- Flush entire pipeline

Can We Do Better?

- Goal: Restore the frontend state (future file) such that the correct next instruction after the branch can execute right away after the branch misprediction is resolved
- Idea: Checkpoint the frontend register state/map at the time a branch is decoded and keep the checkpointed state updated with results of instructions older than the branch
 - Upon branch misprediction, restore the checkpoint associated with the branch
 - Hwu and Patt, "Checkpoint Repair for Out-of-order Execution Machines," ISCA 1987.

Checkpointing

When a branch is decoded

 Make a copy of the future file/map and associate it with the branch

When an instruction produces a register value

 All future file/map checkpoints that are younger than the instruction are updated with the value

When a branch misprediction is detected

- Restore the checkpointed future file/map for the mispredicted branch when the branch misprediction is resolved
- Flush instructions in pipeline younger than the branch
- Deallocate checkpoints younger than the branch

Checkpointing

Advantages

- □ Correct frontend register state available right after checkpoint restoration → Low state recovery latency
- **...**

- Disadvantages
 - Storage overhead
 - Complexity in managing checkpoints
 - ...

Many Modern Processors Use Checkpointing

- MIPS R10000
- Alpha 21264
- Pentium 4
- Yeager, "The MIPS R10000 Superscalar Microprocessor,"
 IEEE Micro, April 1996
- Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, March-April 1999.
- Boggs et al., "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal, 2001.

Summary: Maintaining Precise State

- Reorder buffer
- History buffer
- Future register file
- Checkpointing
- Readings
 - Smith and Plezskun, "Implementing Precise Interrupts in Pipelined Processors," IEEE Trans on Computers 1988 and ISCA 1985.
 - Hwu and Patt, "Checkpoint Repair for Out-of-order Execution Machines," ISCA 1987.

Registers versus Memory

- So far, we considered mainly registers as part of state
- What about memory?
- What are the fundamental differences between registers and memory?
 - Register dependences known statically memory dependences determined dynamically
 - Register state is small memory state is large
 - Register state is not visible to other threads/processors memory state is shared between threads/processors (in a shared memory multiprocessor)

Maintaining Speculative Memory State: Stores

- Handling out-of-order completion of memory operations
 - UNDOing a memory write more difficult than UNDOing a register write. Why?
 - One idea: Keep store address/data in reorder buffer
 - How does a load instruction find its data?
 - Store/write buffer: Similar to reorder buffer, but used only for store instructions
 - Program-order list of un-committed store operations
 - When store is decoded: Allocate a store buffer entry
 - When store address and data become available: Record in store buffer entry
 - When the store is the oldest instruction in the pipeline: Update the memory address (i.e. cache) with store data
- We will get back to this!

Pipeline with Early Branch Resolution

