# Digital Design \& Computer Arch. Lecture 5: Combinational Logic II 

Prof. Onur Mutlu

ETH Zürich<br>Spring 2022<br>10 March 2022

## Assignment: Lecture Video (Due April 1)

- Why study computer architecture? Why is it important?
- Future Computing Platforms: Challenges \& Opportunities
- Required Assignment
- Watch one of Prof. Mutlu's lectures and analyze either (or both)
- https://www.youtube.com/watch?v=kgiZlSOcGFM (May 2017)
- https://www.youtube.com/watch?v=mskTeNnf-i0 (Feb 2021)
- Optional Assignment - for 1\% extra credit
- Write a 1-page summary of one of the lectures and email us
- What are your key takeaways?
- What did you learn?
- What did you like or dislike?
- Submit your summary to Moodle by April 1


## Extra Credit Assignment: Due March 15

- Attend and watch Sean Lie's talk on Feb 28
- Either on Zoom or Youtube
- https://safari.ethz.ch/safari-live-seminar-sean-lie-28-feb-2022/
- https://www.youtube.com/watch? $\mathrm{v}=\mathrm{x2-qB0J7KHw}$
- Optional Assignment - for 1\% extra credit
- Write and submit a 1-page summary of the talk
- What are the key ideas used in the Cerebras system?
- What are your key takeaways from the talk?
- What did you learn?
- What did you like or dislike?
- Submit your summary to Moodle: https://moodleapp2.let.ethz.ch/mod/assign/view.php?id=722952


## Assignment: Required Readings

- This week
- Combinational Logic
- P\&P Chapter 3 until $3.3 \quad+\quad$ H\&H Chapter 2
- Next week
- Hardware Description Languages and Verilog
- H\&H Chapter 4 until 4.3 and 4.5
- Sequential Logic
- P\&P Chapter 3.4 until end $+\quad$ H\&H Chapter 3 in full
- By the end of next week, make sure you are done with
- P\&P Chapters 1-3 + H\&H Chapters 1-4


## Combinational Logic Circuits and Design

## What We Will Learn in This Lecture

- Building blocks of modern computers
- Transistors
- Logic gates
- Combinational circuits
- Boolean algebra
- Using Boolean algebra to represent combinational circuits
- Basic combinational logic blocks
- Simplifying combinational logic circuits

All Computers are Built Upon the Same Building Blocks

## Modern General-Purpose

## Microproq

5-nanometer process<br>The first personal computer<br>chip built with this<br>cutting-edge technology.

## 16 billion

transistors
The most we've ever put
into a single chip.

$\square$


## Modern General-Purpose



## Modern General-Purpose



## Apple M1 Ultra (2022)


ćM1

© M1 Pro



## Apple M1 Ultra (2022)

## ProRes

Encode and decode

## 800GB/s

## Memory bandwidth



20-core
CPU

32-core Neural Engine

22 trillion operations per second

## 5 nm process

114 billion Transistors

### 2.5TB/s



## UltraFusion architecture

Up to
128GB

## Apple M1 Ultra with DRAM (2022)



## Modern General-Purpose



10nm ESF=Intel 7 Alder Lake die shot ( $\sim 209 \mathrm{~mm}^{2}$ ) from Intel: https://www.intel.com/content/www/us/en/newsroom/news/12th-gen-core-processors.html Die shot interpretation by Locuza, October 2021

Intel Alder Lake, 2021

## FPGAs



## Modern FPGAs



## Special-Purpose ASICs (App-Specific Integrated Circuits)



## Modern Special-Purpose ASICs



Figure 3. TPU Printed Circuit Board. It can be inserted in the slot for an SATA disk in a server, but the card uses PCIe Gen3 x16.


Figure 4. Systolic data flow of the Matrix Multiply Unit. Software has the illusion that each 256B input is read at once, and they instantly update one location of each of 256 accumulator RAMs.

Jouppi et al., "In-Datacenter Performance Analysis of a Tensor Processing Unit", ISCA 2017.

## Modern Special-Purpose ASICs



New ML applications (vs. TPU3):

- Computer vision
- Natural Language Processing (NLP)
- Recommender system
- Reinforcement learning that plays Go

250 TFLOPS per chip in 2021 vs 90 TFLOPS in TPU3


1 ExaFLOPS per board

## Modern Special-Purpose ASICs



## Cerebras WSE-2

2.6 Trillion transistors

$$
46,225 \mathrm{~mm}^{2}
$$

- The largest ML accelerator chip (2021)
- 850,000 cores


Largest GPU
54.2 Billion transistors
$826 \mathrm{~mm}^{2}$
NVIDIA Ampere GA100

## Modern Special-Purpose ASICs

Warehouse-Scale Video Acceleration: Co-design and Deployment in the Wild

(a) Chip floorplan

Figure 5: Pictures of the VCU


## Modern GPUs



## General Purpose vs. Special Purpose

Systems

General Purpose
CPUs


Apple M1

GPUs


Nvidia GTX 1070

FPGAs


Xilinx Spartan

Special Purpose ASICs


Cerebras WSE-2

Flexible: Can execute any program Easy to program \& use Not the best performance \& efficiency

Efficient \& High performance (Usually) Difficult to program \& use Inflexible: Limited set of programs

All Computers are Built Upon the Same Building Blocks

## Transistors

## A 5-Minute Video on Transistor



Evolution of Transistor Innovation
12,441 views • Feb 22, 2022
凸 628 DISLIKE $\Rightarrow$ SHARE \& CLIP $\equiv+$ SAVE

## A 5-Minute Video on Transistor



Evolution of Transistor Innovation
12,460 views • Feb 22, 2022
凹 628 DISLIKE $\Rightarrow$ SHARE $\Re_{0}$ CLIP $\equiv+$ SAVE

## Enabling Manufacturing Tech: EUV


\#EUV \#chip \#Intel
Behind this Door: Learn about EUV, Intel's Most Precise, Complex Machine
78,354 views • Dec 21, 2021
$凸$ LIKE $\downarrow$ disLike $\Rightarrow$ SHARE $\AA$ CLIP $\equiv+$ SAVE ...

## Logic Gates

## Recall: Transistors to Logic Gates

- Now, we know how a MOS transistor works
- How do we build logic structures out of MOS transistors?
- We construct basic logical units out of individual MOS transistors

These logical units are called logic gates

- They implement simple Boolean functions

| Problem |
| :--- |
| Algorithm |
| Program/Language |
| Runtime System <br> (VM, OS, MM) |
| ISA (Architecture) |
| Microarchitecture |
| Logic |
| Devices |
| Electrons |

## Recall: CMOS NOT, NAND, AND Gates








## Recall: Common Logic Gates



## Combinational Logic Circuits

## Recall: Types of Logic Circuits



- Combinational Logic
- Memoryless
- Outputs are strictly dependent on the combination of input values that are being applied to circuit right now
- In some books called Combinatorial Logic
- Later we will learn: Sequential Logic
- Has memory
- Structure stores history $\rightarrow$ Can "store" data values
- Outputs are determined by previous (historical) and current values of inputs


## Boolean Logic Equations

## Recall: Functional Specification

- Functional specification of outputs in terms of inputs
- What do we mean by "function"?
- Unique mapping from input values to output values
- The same input values produce the same output value every time
- No memory (does not depend on the history of input values)
- Example (full 1-bit adder - more later):

$$
\begin{aligned}
& S=\mathrm{F}\left(A, B, C_{\text {in }}\right) \\
& C_{\text {out }}=\mathrm{G}\left(A, B, C_{\text {in }}\right)
\end{aligned}
$$



$$
\begin{aligned}
& S=A \oplus B \oplus C_{\text {in }} \\
& C_{\text {out }}=A B+A C_{\text {in }}+B C_{\text {in }}
\end{aligned}
$$

## Boolean Equations Enable Us To...

- Represent the function of a combinational logic block
- Functional Specification
- Methodically transform the function into simpler functions
- which lead to different hardware realizations
- Logic Minimization or Logic Simplification
- We can automate this process $\rightarrow$ Computer-Aided Design or Electronic Design Automation
- Different Boolean expressions lead to different logic gate implementations
$\rightarrow$ Different hardware area, cost, latency, energy properties


## Recall: Boolean Algebra: Useful Laws

Operations with 0 and 1:

| Dual |
| :---: |
| $\downarrow$ |
| 1D. $X \bullet 1=x$ |
| 2D. $X \cdot 0=0$ |

3. $\mathrm{X}+\mathrm{X}=\mathrm{X} \quad$ 3D. $\mathrm{X} \bullet \mathrm{X}=\mathrm{X}$
4. $\mathrm{X}+\mathrm{X}=\mathrm{X} \quad$ 3D. $\mathrm{X} \bullet \mathrm{X}=\mathrm{X}$

Involution Law:

$$
\text { 4. } \overline{(\bar{X})}=x
$$

Laws of Complementarity:
5. $\mathrm{X}+\overline{\mathrm{X}} 1$

5D. $\mathrm{X} \cdot \overline{\mathrm{X}}=0$
Idempotent Law:

AND, OR with identities
gives you back the original variable or the identity
double complement = no complement

Commutative Law:
6. $X+Y=Y+X$
6D. $X \bullet Y=Y \bullet X$
Just an axiom...

## Recall: Useful Laws (continued)

## Associative Laws:

7. $(\mathrm{X}+\mathrm{Y})+\mathrm{Z}=\mathrm{X}+(\mathrm{Y}+\mathrm{Z})$

$$
=X+Y+Z
$$

$$
\text { 7D. } \begin{aligned}
(X \cdot Y) \bullet Z & =X \bullet(Y \bullet Z) \\
& =X \bullet Y \bullet Z
\end{aligned}
$$

Distributive Laws:
8. $\mathrm{X} \bullet(\mathrm{Y}+\mathrm{Z})=(\mathrm{X} \bullet \mathrm{Y})+(\mathrm{X} \bullet \mathrm{Z})$

8D. $\mathrm{X}+(\mathrm{Y} \bullet \mathrm{Z})=(\mathrm{X}+\mathrm{Y}) \bullet(\mathrm{X}+\mathrm{Z})$
Axiom

Simplification Theorems:
9. $\mathrm{X} \cdot \mathrm{Y}+\mathrm{X} \cdot \overline{\mathrm{K}} \mathrm{X}$
10. $X+X \cdot Y=X$

10D. $X \bullet(X+Y)=X$
11. $(X+\bar{Y}) \cdot Y=X \cdot Y$

9D. $(X+Y) \cdot(X+) \bar{\Psi} X$

11D. $(X \cdot \bar{Y})+Y=X+Y$

Actually worth remembering - they show up a lot in real designs...

## DeMorgan's Law: Enabling

## Transformations

$$
\begin{aligned}
& \text { 12. } \overline{(X+Y+Z+\cdots)}=\bar{X} \cdot \bar{Y} \cdot \bar{Z} \cdot \ldots \\
& \text { 12D. } \overline{(X \cdot Y \cdot Z \ldots)}=\bar{X}+\bar{Y}+\bar{Z}+\ldots
\end{aligned}
$$

## Think of this as a transformation

- Let's say we have:

$$
F=A+B+C
$$

- Applying DeMorgan's Law (12), gives us

$$
F=\overline{\overline{(A+B+C)}}=\overline{(\bar{A} \cdot \bar{B} \cdot \bar{C})}
$$

At least one of $A, B, C$ is TRUE --> It is not the case that $A, B, C$ are all false

## DeMorgan's Law (Continued)

These are conversions between different types of logic functions
They can prove useful if you do not have every type of gate...
Or, if some types of gates are more desirable to use than others...

$$
A=\overline{(X+Y)}=\bar{X} \bar{Y}
$$

NOR is equivalent to AND with inputs complemented

$$
B=\overline{(X Y)}=\bar{X}+\bar{Y}
$$

NAND is equivalent to OR with inputs complemented




| $X$ | $Y$ | $\overline{X+Y}$ | $\bar{X}$ | $\bar{Y}$ | $\bar{X} \bar{Y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |





| $X$ | $Y$ | $\overline{X Y}$ | $\bar{X}$ | $\bar{Y}$ | $\bar{X}+\bar{Y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |

# Using Boolean Equations <br> to Represent a Logic Circuit 

## Standardized Function Representations

- Enable a single, universally-agreed-on way of representing a Boolean function starting from its truth table
- Also called "canonical representations"
- Sum of Products (SOP) form
- Product of Sums (POS) form


## Sum of Products Form: Key Idea

- Assume we have the truth table of Boolean Function F
- How do we express the function in terms of the inputs in a standard manner?
- Idea: Sum of Products form
- Express the truth table as a two-level Boolean expression
- that contains all input variable combinations that result in a 1 output
- If ANY of the combinations of input variables that results in a 1 is TRUE, then the output is 1
- $F=O R$ of all input variable combinations that result in a 1


## Some Definitions (for a 3-Input

Flearatientnt: variable with a bar over it $\bar{A}, \bar{B}, \bar{C}$

- Literal: variable or its complement $A, \bar{A}, B, \bar{B}, C, \bar{C}$
- Implicant: product (AND) of literals $(\boldsymbol{A} \cdot \boldsymbol{B} \cdot \overline{\boldsymbol{C}}),(\overline{\boldsymbol{A}} \cdot \boldsymbol{C}),(\boldsymbol{B} \cdot \overline{\boldsymbol{C}})$
- Minterm: product (AND) that includes all input variables $(A \cdot B \cdot \bar{C}),(\bar{A} \cdot \bar{B} \cdot C),(\bar{A} \cdot B \cdot \bar{C})$
- Maxterm: sum (OR) that includes all input variables $(A+\bar{B}+\bar{C}),(\bar{A}+B+\bar{C}),(A+B+\bar{C})$


## Two-Level Canonical (Standard) Forms

- Truth table is the unique signature of a Boolean function ...
- But, it is an expensive representation
- A Boolean function can have many alternative Boolean expressions
- i.e., many alternative Boolean expressions (and gate realizations) may have the same truth table (and function)
- If they all specify the same thing, why do we care?
- Different Boolean expressions lead to different logic gate implementations $\rightarrow$ Different cost, latency, energy properties
- Canonical form: standard form for a Boolean expression
- Provides a unique algebraic signature


## Two-Level Canonical Forms: SOP

## Sum of Products Form (SOP)

Also known as disjunctive normal form or minterm expansion


- Each row in a truth table has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)

All Boolean equations can be written in SOP form

Find all the input combinations (minterms) for which the output of the function is TRUE.

## SOP Form - Why Does It Work?

| A | B | C | F |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |

- Only the shaded product term $-\mathbf{A} \overline{\mathbf{B}} \mathbf{C}=\mathbf{1} \cdot \overline{\mathbf{0}} \cdot \mathbf{1}-$ will be 1
- No other product terms will "turn on" - they will all be 0
- So if inputs A B C correspond to a product term in expression,
- We get $0+0+\ldots+1+\ldots+0+0=1$ for output
- If inputs A B C do not correspond to any product term in expression
- We get $0+0+\ldots+0=0$ for output


## Standard Notation for SOP Form

- Standard "shorthand" notation
- If we agree on the order of the variables in the rows of truth table...
- then we can enumerate each row with the decimal number that corresponds to the binary number created by the input pattern

| A | B | C | F |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

100 = decimal 4 so this is minterm \#4, or m4
111 = decimal 7 so this is minterm \#7, or m7
$\mathrm{f}=$
We can write this as a sum of products
Or, we can use a summation notation

## Canonical SOP Form

| A | B | C | minterms |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\bar{A} \bar{B} \bar{B} \bar{C}$ | $=\mathrm{m} 0$ |
| 0 | 0 | 1 | $\bar{A} \bar{B} C$ | $=\mathrm{m} 1$ |
| 0 | 1 | 0 | $\bar{A} B \bar{C}$ | $=\mathrm{m} 2$ |
| 0 | 1 | 1 | $\bar{A} B \bar{B}$ | $=\mathrm{m} 3$ |
| 1 | 0 | 0 | $A \bar{B} \bar{C}$ | $=\mathrm{m} 4$ |
| 1 | 0 | 1 | $A \bar{B} C$ | $=\mathrm{m} 5$ |
| 1 | 1 | 0 | $A B \bar{C}$ | $=\mathrm{m} 6$ |
| 1 | 1 | 1 | $A B C$ | $=\mathrm{m} 7$ |

Shorthand Notation for Minterms of 3 Variables

2-Level AND/OR Realization

F in canonical form:

$$
\begin{aligned}
F(A, B, C)= & \sum m(3,4,5,6,7) \\
& =m 3+m 4+m 5+m 6+m 7 \\
F & =
\end{aligned}
$$

canonical form $\neq$ minimal form
F

## From SOP to Gates

(1) SOP (sum-of-products) leads to two-level logic
(1) Example: $\boldsymbol{Y}=(\overline{\boldsymbol{A}} \cdot \overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}} \cdot \boldsymbol{C})$


## Canonical Sum of Products Form: Key Idea

- Any 1-bit function can be represented as a Sum of Products
- A "Product" is the Boolean AND that includes ALL input variables of the function $\rightarrow$ minterm
- The 1-bit Output of the Function can be represented as
- Sum (OR) of all minterms that lead to a 1 in the Output
- Logically
- The function evaluates to TRUE (i.e., output is 1 ) if ANY of the Products (minterms) causes the Output to be 1
- SOP form represents the function as the SUM (OR) of all Products (minterms) that cause the Output to be 1


## Alternative Canonical Form: POS

## DeMorgan of SOP of $\bar{F}$

Find all the input combinations (maxterms) for which the output of the function is FALSE.

## Product of Sums (POS)

$$
\begin{aligned}
& F=(A+B+C)(A+B+\vec{C})(A+\bar{B}+C) \\
& \text { of the } \\
& \text { sums }
\end{aligned}
$$

Each sum term represents one of the "zeros" of the function

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $A$ | $B$ | $C$ | $F$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



Activates this term
For the given input, only the shaded sum term will equal 0

$$
A+\bar{B}+C=\mathbf{0}+\overline{\mathbf{1}}+\mathbf{0}
$$

Anything ANDed with 0 is 0 ; Output F will be 0

## Consider $A=0, B=1, C=0$



Only one of the products will be 0 , anything ANDed with 0 is 0
Therefore, the output is $\mathrm{F}=0$

## POS: How to Write It

| A | B | C | F | $F=\underline{(A+B+C})(A+B+\bar{C})(\underline{A+\bar{B}+C)}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | $\longleftrightarrow$ |
| 0 | 1 | 0 | 0 | $A$ |
| 0 | 1 | 1 | 1 | $\bar{B}$ |
| 1 | 0 | 0 | 1 | $A+\bar{B}+C$ |

Or just remember" POS of $F$ is the same as the DeMorgan of SOP of $\bar{F}$

## Notation for the Canonical POS Form

Product of Sums / Conjunctive Normal Form / Maxterm Expansion

| A | B | C | Maxterms |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $A+B+\bar{C}=\mathrm{M} 0$ |
| 0 | 0 | 1 | $A+B+\bar{C}=\mathrm{M} 1$ |
| 0 | 1 | 0 | $A+\bar{B}+C=\mathrm{C} 2$ |
| 0 | 1 | 1 | $A+\bar{B}+\bar{C}=\mathrm{M} 3$ |
| 1 | 0 | 0 | $\bar{A}+B+C=\mathrm{C} 4$ |
| 1 | 0 | 1 | $\bar{A}+B+\bar{C}=\mathrm{C} 5$ |
| 1 | 1 | 0 | $\bar{A}+\bar{B}+\mathrm{C}=\mathrm{C} 6$ |
| 1 | 1 | 1 | $\bar{A}+\bar{B}+\bar{C}=\mathrm{M} 7$ |
| Maxterm shorthand notation |  |  |  |

for a function of three variables

$$
\mathbf{F}=(\boldsymbol{A}+\boldsymbol{B}+\boldsymbol{C})(\boldsymbol{A}+\boldsymbol{B}+\overline{\boldsymbol{C}})(\boldsymbol{A}+\bar{B}+\boldsymbol{C})
$$

$$
\prod M(0,1,2)
$$

| A | B | C | F |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Note that you form the maxterms around the "zeros" of the function

This is not the
complement of
the function!

## Useful Conversions

1. Minterm to Maxterm conversion:
rewrite minterm shorthand using maxterm shorthand replace minterm indices with the indices not already used E.g., $\mathrm{F}(A, B, C)=\sum m(3,4,5,6,7)=\Pi M(0,1,2)$
2. Maxterm to Minterm conversion:
rewrite maxterm shorthand using minterm shorthand replace maxterm indices with the indices not already used

$$
\text { E.g., } F(A, B, C)=\Pi M(0,1,2)=\sum m(3,4,5,6,7)
$$

3. Expansion of $\mathbf{F}$ to expansion of $\overline{\boldsymbol{F}}$ :
E.g. , $\mathrm{F}(A, B, C)=\sum m(3,4,5,6,7) \longrightarrow \bar{F}(A, B, C)=\sum m(0,1,2)$

$$
=\prod M(0,1,2) \quad=\prod M(3,4,5,6,7)
$$

4. Minterm expansion of $\mathbf{F}$ to Maxterm expansion of $\bar{F}$ : rewrite in Maxterm form, using the same indices as $F$

$$
\text { E.g. } \left.\begin{array}{rl}
\mathrm{F}(A, B, C) & =\sum m(3,4,5,6,7) \quad \longrightarrow \quad \bar{F}(A, B, C)
\end{array}\right)=\prod M(3,4,5,6,7)
$$

## Logic Simplification (or Minimization)

- Using Boolean Algebra, we can simplify the SOP or POS form of any function in a methodical way
- Starting with the canonical SOP or POS form enables convenience and automation
- Truth table $\rightarrow$ SOP/POS form $\rightarrow$ Boolean Simplification Rules
- Example (full 1-bit adder - more later):

$$
\begin{aligned}
& S=\mathrm{F}\left(A, B, C_{\text {in }}\right) \\
& C_{\text {out }}=\mathrm{G}\left(A, B, C_{\text {in }}\right)
\end{aligned}
$$



$$
\begin{aligned}
& S=A \oplus B \oplus C_{\text {in }} \\
& C_{\text {out }}=A B+A C_{\text {in }}+B C_{\text {in }}
\end{aligned}
$$

## Logic Simplification Example: SOP Form

- SOP (sum-of-products) form of function $Y$
(1) Example: $\boldsymbol{Y}=(\overline{\boldsymbol{A}} \cdot \overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}} \cdot \boldsymbol{C})$



## Logic Simplification Example: Simplified

- SOP (sum-of-products) form of function Y
(-) Example: $\boldsymbol{Y}=(\overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}})$



## Let's Cover Some <br> Basic Combinational Blocks

## Combinational Building Blocks used in Modern Computers

## Recall: Common Logic Gates



## Combinational Building Blocks

- Combinational logic is often grouped into larger building blocks to build more complex systems
- Hides the unnecessary gate-level details to emphasize the function of the building block
- We now examine:
- Decoder
- Multiplexer
- Full adder
- PLA (Programmable Logic Array)


## Decoder

## Decoder

- "Input pattern detector"
- $n$ inputs and $2^{n}$ outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The output that is logically 1 is the output corresponding to the input pattern that the logic circuit is expected to detect
- Example: 2-to-4 decoder

$$
\begin{array}{cc|ccccc|}
A_{1} & A_{0} & Y_{3} & Y_{2} & Y_{1} & Y_{0} & \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & A_{1} \\
0 & 1 & 0 & 0 & 1 & 0 & A_{0}-4 \\
1 & 0 & 0 & 1 & 0 & 0 & 11 \\
1 & 1 & 1 & 0 & 0 & 0 & Y_{3} \\
01 & Y_{2} \\
00-Y_{1}
\end{array}
$$

## Decoder (I)

- n inputs and $2^{\mathrm{n}}$ outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The output that is logically 1 is the output corresponding to the input pattern that the logic circuit is expected to detect



## Decoder (II)

- The decoder is useful in determining how to interpret a bit pattern
- It could be the address of a location in memory, that the processor intends to read from
- It could be an instruction in the program and the processor needs to decide what action to take (based on
 instruction opcode)


## Multiplexer (MUX)

## Multiplexer (MUX), or Selector

- Selects one of the $N$ inputs to connect it to the output - based on the value of a $\log _{2} N$-bit control input called select
- Example: 2-to-1 MUX

| $S$ | $D_{1}$ | $D_{0}$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



## Multiplexer (MUX), or Selector (II)

- Selects one of the $N$ inputs to connect it to the output - based on the value of a $\log _{2} N$-bit control input called select
- Example: 2-to-1 MUX



## Multiplexer (MUX), or Selector (III)

- The output C is always connected to either the input A or the input $B$
- Output value depends on the value of the select line $S$

- Your task: Draw the schematic for an 4-input (4:1) MUX
- Gate level: as a combination of basic AND, OR, NOT gates
- Module level: As a combination of 2-input (2:1) MUXes


## A 4-to-1 Multiplexer



## Aside: Logic Using Multiplexers

- Multiplexers can be used as lookup tables to perform logic functions


Figure 2.59 4:1 multiplexer implementation of two-input AND
function

## Aside: Logic Using Multiplexers (II)

- Multiplexers can be used as lookup tables to perform logic functions



## Aside: Logic Using Multiplexers (III)

- Multiplexers can be used as lookup tables to perform logic functions

| $A$ | $B$ | $C$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |
| $Y=A \bar{B}+\bar{B} \bar{C}+\bar{A} B C$ |  |  |  |



## Recall: 8-Input Lookup Table (LUT)

- 3-bit input LUT (3-LUT)


3-LUT can implement any 3-bit input function

## Recall: An Example of Programming a LUT

- Let's implement a function that outputs ' 1 ' when there are at least two ' 1 's in a 3-bit input

```
In C:
```

```
int count = 0;
```

int count = 0;
for(int i = 0; i < 3; i++) {
for(int i = 0; i < 3; i++) {
count += input \& 1;
count += input \& 1;
input = input >> 1;
input = input >> 1;
}
}
if(count > 1) return 1;
if(count > 1) return 1;
return 0;
return 0;
switch(input){
case 0:
case 1:
case 2:
case 4:
return 0;
default:
return 1;}

```
In an FPGA:

\section*{Aside: Logic Using Decoders (I)}
- Decoders can be combined with OR gates to build logic functions.


Figure 2.65 Logic function using decoder

\section*{Full Adder}

\section*{Full Adder (I)}
- Binary addition
- Similar to decimal addition \begin{tabular}{ccc}
\(a_{n-1} a_{n-2}\) & \(\ldots\) & \(a_{1} a_{0}\) \\
\(b_{n-1} b_{n-2}\) & \(\ldots\) & \(b_{1} b_{0}\) \\
\(C_{n} C_{n-1}\) & \(\ldots\) & \(C_{1}\) \\
\hline\(S_{n-1}\) & \(\ldots\) & \(S_{1} S_{0}\)
\end{tabular}
- Truth table of binary addition on one column of bits within two n-bit operands
\begin{tabular}{lll|ll}
\(\boldsymbol{a}_{\boldsymbol{i}}\) & \(\boldsymbol{b}_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i + 1}}\) & \(\boldsymbol{S}_{\boldsymbol{i}}\) \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 0 & 1 \\
0 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 0 \\
1 & 1 & 1 & 1 & 1
\end{tabular}

\section*{Full Adder (II)}
- Binary addition
- N 1-bit additions
- SOP of 1-bit addition

\[
\begin{array}{cccc}
a_{n-1} a_{n-2} & \ldots & a_{1} a_{0} \\
b_{n-1} b_{n-2} & \ldots & b_{1} b_{0} \\
C_{n} C_{n-1} & \ldots & C_{1} \\
\hline S_{n-1} & \ldots & S_{1} S_{0}
\end{array}
\]
\begin{tabular}{ccc|cc}
\(\boldsymbol{a}_{\boldsymbol{i}}\) & \(\boldsymbol{b}_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i + 1}}\) & \(\boldsymbol{S}_{\boldsymbol{i}}\) \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 0 & 1 \\
0 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 0 \\
1 & 1 & 1 & 1 & 1
\end{tabular}

\section*{4-Bit Adder from Full Adders}
- Creating a 4-bit adder out of 1-bit full adders
- To add two 4-bit binary numbers \(A\) and \(B\)

\[
\begin{array}{lllll} 
& a_{3} & a_{2} & a_{1} & a_{0} \\
+ & b_{3} & b_{2} & b_{1} & b_{0} \\
c_{4} & c_{3} & c_{2} & c_{1} & \\
\hline & s_{3} & s_{2} & s_{1} & s_{0}
\end{array}
\]

\section*{Adder Design: Ripple Carry Adder}


Figure 5.5 32-bit ripple-carry adder

\section*{Adder Design: Carry Lookahead Adder}


Example of
logic specialization: Specialized logic for fast carry generation

Programmable Logic Array (PLA)

\section*{PLA: Recall: SOP Form}
(1) SOP (sum-of-products) leads to two-level logic
(1) Example: \(\boldsymbol{Y}=(\overline{\boldsymbol{A}} \cdot \overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}} \cdot \overline{\boldsymbol{C}})+(\boldsymbol{A} \cdot \overline{\boldsymbol{B}} \cdot \boldsymbol{C})\)


A PLA enables the two-level SOP implementation of any N -input M-output function

\section*{The Programmable Logic Array (PLA)}
- The below logic structure is a very common building block for implementing any collection of logic functions one wishes to
- An array of AND gates followed by an array of OR gates
- How do we determine the number of AND gates?
- Remember SOP: the number of possible minterms

- For an n-input logic function, we need a PLA with \(2^{n}\) n-input AND gates
- How do we determine the number of OR gates? The number of output columns in the truth table
A PLA enables the two-level SOP implementation of any N -input M -output function

\section*{The Programmable Logic Array (PLA)}
- How do we implement a logic function?
- Connect the output of an AND gate to the input of an OR gate if the corresponding minterm is included in the SOP
- This is a simple programmable logic construct

Programming a PLA: we program the connections from AND gate outputs to OR gate inputs to implement a desired logic function

- Have you seen any other type of programmable logic?
- Yes! An FPGA...
- An FPGA uses more advanced structures, as we saw in Lecture 3

A PLA enables the two-level SOP implementation of any N-input M-output function 89

\section*{PLA Example (I)}

Inputs


Read H\&H Chapter 5.6.1

\section*{PLA Example Function (II)}


Read H\&H Chapter 5.6.1

\section*{PLA Example Function (III)}


Read H\&H Chapter 5.6.1

\section*{Implementing a Full Adder Using a PLA}


This input should not be
 connected to any outputs

We do not need


Truth table of a full adder \begin{tabular}{lll|ll}
\(\boldsymbol{a}_{\boldsymbol{i}}\) & \(\boldsymbol{b}_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i}+\boldsymbol{1}}\) & \(\boldsymbol{S}_{\boldsymbol{i}}\) \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 0 & 1 \\
0 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 0 \\
1 & 1 & 1 & 1 & 1
\end{tabular}


\section*{Logical Completeness}

\section*{Logical (Functional) Completeness}
- Any logic function we wish to implement could be accomplished with a PLA
- PLA consists of only AND gates, OR gates, and inverters
- We just have to program connections based on SOP of the intended logic function
- The set of gates \{AND, OR, NOT\} is logically complete because we can build a circuit to carry out the specification of any truth table we wish, without using any other kind of gate
- NAND is also logically complete. So is NOR.
- Your task: Prove this.

\section*{More Combinational Blocks}

\section*{More Combinational Building Blocks}
- H\&H Chapter 2 in full
- Required Reading
- E.g., see Tri-state Buffer and \(Z\) values in Section 2.6
- H\&H Chapter 5
- Will be required reading soon.
- You will benefit greatly by reading the "combinational" parts of Chapter 5 soon.
- Sections 5.1 and 5.2

\section*{Comparator}

\section*{Equality Checker (Compare if Equal)}
- Checks if two N -input values are exactly the same
- Example: 4-bit Comparator


ALU (Arithmetic Logic Unit)

\section*{ALU (Arithmetic Logic Unit)}
- Combines a variety of arithmetic and logical operations into a single unit (that performs only one function at a time)
- Usually denoted with this symbol:

Table 5.1 ALU operations


Figure 5.14 ALU symbol
\begin{tabular}{ll}
\hline\(F_{2: 0}\) & Function \\
\hline 000 & A AND B \\
\hline 001 & A OR B \\
\hline 010 & A + B \\
\hline 011 & not used \\
\hline 100 & A AND \(\overline{\mathrm{B}}\) \\
\hline 101 & A OR \(\overline{\mathrm{B}}\) \\
\hline 110 & A - B \\
\hline 111 & SLT \\
\hline
\end{tabular}

\section*{Example ALU (Arithmetic Logic Unit)}

Table 5.1 ALU operations
\begin{tabular}{ll}
\hline\(F_{2: 0}\) & Function \\
\hline 000 & A AND B \\
\hline 001 & A OR B \\
\hline 010 & A + B \\
\hline 011 & not used \\
\hline 100 & A AND \(\overline{\mathrm{B}}\) \\
\hline 101 & A OR \(\overline{\mathrm{B}}\) \\
\hline 110 & A - B \\
\hline 111 & SLT \\
\hline
\end{tabular}


\section*{More Combinational Building Blocks}
- See H\&H Chapter 5.2 for
- Subtractor (using 2's Complement Representation)
- Shifter and Rotator
- Multiplier
- Divider

\section*{More Combinational Building Blocks}
- H\&H Chapter 2 in full
- Required Reading
- E.g., see Tri-state Buffer and \(Z\) values in Section 2.6
- H\&H Chapter 5
- Will be required reading soon.
- You will benefit greatly by reading the "combinational" parts of Chapter 5 soon.
- Sections 5.1 and 5.2

\section*{Tri-State Buffer}

\section*{Tri-State Buffer}
- A tri-state buffer enables gating of different signals onto a wire

\author{
Tristate \\ Buffer
}
\begin{tabular}{cc|c}
\(E\) & \(A\) & \(Y\) \\
\hline 0 & 0 & Z \\
0 & 1 & Z \\
1 & 0 & 0 \\
1 & 1 & 1
\end{tabular}

A tri-state buffer acts like a switch

Figure 2.40 Tristate buffer
- Floating signal (Z): Signal that is not driven by any circuit
- Open circuit, floating wire

\section*{Example: Use of Tri-State Buffers}
- Imagine a wire connecting the CPU and memory
- At any time only the CPU or the memory can place a value on the wire, both not both
- You can have two tri-state buffers: one driven by CPU, the other memory; and ensure at most one is enabled at any time

\section*{Example Design with Tri-State Buffers}


\section*{Another Example}


\section*{Multiplexer Using Tri-State Buffers}

Figure 2.56 Multiplexer using tristate buffers


\section*{Recall: A 4-to-1 Multiplexer}


\section*{We Covered Until This Point in the Lecture}

\section*{Logic Simplification using \\ Boolean Algebra Rules}

\section*{Recall: Full Adder in SOP Form Logic}

\begin{tabular}{ccc|cc}
\(\boldsymbol{a}_{\boldsymbol{i}}\) & \(\boldsymbol{b}_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i}}\) & carry \(_{\boldsymbol{i + 1}}\) & \(\boldsymbol{S}_{\boldsymbol{i}}\) \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 0 & 1 \\
0 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 0 \\
1 & 1 & 1 & 1 & 1
\end{tabular}

\section*{Goal: Simplified Full Adder}

\[
\begin{gathered}
S=A \oplus B \oplus C_{\text {in }} \\
C_{\text {out }}=A B+A C_{\text {in }}+B C_{\text {in }}
\end{gathered}
\]

How do we simplify Boolean logic?
How do we automate simplification?

\section*{Quick Recap on Logic Simplification}
- The original Boolean expression (i.e., logic circuit) may not be optimal
\[
F=\sim A(A+B)+(B+A A)(A+\sim B)
\]
- Can we reduce a given Boolean expression to an equivalent expression with fewer terms?
\[
F=A+B
\]
- The goal of logic simplification:
- Reduce the number of gates/inputs
- Reduce implementation cost

A basis for what the automated design tools are doing today

\section*{Logic Simplification}
- Systematic techniques for simplifications
- amenable to automation

Key Tool: The Uniting Theorem -F=A昰+AB


\section*{Logic Simplification Example: Priority Circuit}
- Priority Circuit
- Inputs: "Requestors" with priority levels
- Outputs: "Grant" signal for each requestor
- Example 4-bit priority circuit
\begin{tabular}{cccc|cccc}
\(A_{3}\) & \(A_{2}\) & \(A_{1}\) & \(A_{0}\) & \(Y_{3}\) & \(Y_{2}\) & \(Y_{1}\) & \(Y_{0}\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\
0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \\
1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0
\end{tabular}

\section*{Simplified Priority Circuit}
- Priority Circuit
- Inputs: "Requestors" with priority levels
- Outputs: "Grant" signal for each requestor
- Example 4-bit priority circuit
\begin{tabular}{cccc|cccc}
\(A_{3}\) & \(A_{2}\) & \(A_{1}\) & \(A_{0}\) & \(Y_{3}\) & \(Y_{2}\) & \(Y_{1}\) & \(Y_{0}\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\
0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \\
1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0
\end{tabular}
\begin{tabular}{cccc|cccc}
\(A_{3}\) & \(A_{2}\) & \(A_{1}\) & \(A_{0}\) & \(Y_{3}\) & \(Y_{2}\) & \(Y_{1}\) & \(Y_{0}\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 1 & X & 0 & 0 & 1 & 0 \\
0 & 1 & X & X & 0 & 1 & 0 & 0 \\
1 & X & X & X & 1 & 0 & 0 & 0
\end{tabular}

Figure 2.29 Priority circuit truth table with don't cares (X's)


X (Don't Care) means I don't care what the value of this input is

\section*{Logic Simplification: Karnaugh Maps (K-Maps)}

\section*{Karnaugh Maps are Fun...}
- A pictorial way of minimizing circuits by visualizing opportunities for simplification
- They are for you to study on your own...
- See remaining slides
- Read H\&H Section 2.7
- Watch videos of Lectures 5 and 6 from 2019 DDCA course:
- https://youtu.be/OksOPeaOUjE?list=PL5Q2soXY2Zi8J58xLKBNF QFHRO3GrXxA9\&t=4570
- https://youtu.be/ozs18ARNG6s?list=PL5Q2soXY2Zi8J58xLKBN FQFHRO3GrXxA9\&t=220

\section*{Backup Slides on} Karnaugh Maps (K-Maps)

\section*{Complex Cases}
- One example
\[
\text { Cout }=\bar{A} B C+A \bar{B} C+A B \bar{C}+A B C
\]
- Problem
- Easy to see how to apply Uniting Theorem...
- Hard to know if you applied it in all the right places...
- ...especially in a function of many more variables
- Question
- Is there an easier way to find potential simplifications?
- i.e., potential applications of Uniting Theorem...?
- Answer
- Need an intrinsically geometric representation for Boolean f()
- Something we can draw, see...

\section*{Karnaugh Map}
- Karnaugh Map (K-map) method
- K-map is an alternative method of representing the truth table that helps visualize adjacencies in up to 6 dimensions
- Physical adjacency \(\leftrightarrow\) Logical adjacency

2-variable K-map


3-variable K-map


4-variable K-map
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{2}{c}{\(C D\)} \\
\(A B\) & 00 & 01 & 11 & 10 \\
00 & 0000 & 0001 & 0011 & 0010 \\
\cline { 2 - 5 } & 01 & 0100 & 0101 & 0111 \\
11 & 1100 & 1101 & 1111 & 1110 \\
\hline 10 & 1000 & 1001 & 1011 & 1010 \\
\cline { 3 - 5 } & & & &
\end{tabular}

\section*{Karnaugh Map Methods}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{2}{c}{\(B C\)} & \multicolumn{3}{c}{} \\
\hline\(A\) & 00 & 01 & 11 & 10 \\
0 & 000 & 001 & 011 & 010 \\
\hline 1 & 100 & 101 & 111 & 110 \\
\cline { 2 - 5 } & & & &
\end{tabular}


> K-map adjacencies go "around the edges"
> Wrap around from first to last column
> Wrap around from top row to bottom row

\section*{K-map Cover - 4 Input Variables}


\section*{Logic Minimization Using K-Maps}
- Very simple guideline:
- Circle all the rectangular blocks of 1's in the map, using the fewest possible number of circles
- Each circle should be as large as possible
- Read off the implicants that were circled
- More formally:
- A Boolean equation is minimized when it is written as a sum of the fewest number of prime implicants
- Each circle on the K-map represents an implicant
- The largest possible circles are prime implicants

\section*{K-map Rules}
- What can be legally combined (circled) in the K-map?
- Rectangular groups of size \(2^{\mathrm{k}}\) for any integer k
- Each cell has the same value (1, for now)
- All values must be adjacent
- Wrap-around edge is okay
- How does a group become a term in an expression?
- Determine which literals are constant, and which vary across group
- Eliminate varying literals, then AND the constant literals
- constant \(1 \rightarrow\) use \(\mathbf{X}\), constant \(0 \rightarrow\) use \(\bar{X}\)
- What is a good solution?
- Biggest groupings \(\rightarrow\) eliminate more variables (literals) in each term
- Fewest groupings \(\rightarrow\) fewer terms (gates) all together
- OR together all AND terms you create from individual groups

\section*{K-map Example: Two-bit Comparator}


Design Approach:
Write a 4-Variable K-map for each of the 3 output functions
\begin{tabular}{llll|lll} 
A & B & C & D & F1 & F2 & F3 \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 1 & 0 \\
0 & 0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & 1 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 1 \\
0 & 1 & 0 & 1 & 1 & 0 & 0 \\
0 & 1 & 1 & 0 & 0 & 1 & 0 \\
0 & 1 & 1 & 1 & 0 & 1 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 1 \\
1 & 0 & 0 & 1 & 0 & 0 & 1 \\
1 & 0 & 1 & 0 & 1 & 0 & 0 \\
1 & 0 & 1 & 1 & 0 & 1 & 0 \\
1 & 1 & 0 & 0 & 0 & 0 & 1 \\
1 & 1 & 0 & 1 & 0 & 0 & 1 \\
1 & 1 & 1 & 0 & 0 & 0 & 1 \\
1 & 1 & 1 & 1 & 1 & 0 & 0
\end{tabular}

\section*{K-map Example: Two-bit Comparator (2)}


\section*{K-map Example: Two-bit Comparator (3)}


\section*{K-maps with "Don’t Care"}
- Don't Care really means I don't care what my circuit outputs if this appears as input
- You have an engineering choice to use DON'T CARE patterns intelligently as 1 or 0 to better simplify the circuit


\section*{Example: BCD Increment Function}
- BCD (Binary Coded Decimal) digits
- Encode decimal digits \(0-9\) with bit patterns \(0000_{2}-1001_{2}\)
- When incremented, the decimal sequence is \(0,1, \ldots, 8,9,0,1\)
\(\left.\begin{array}{llll|llll}A & B & C & D & W & X & Y & Z \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & X & X & X & X \\ 1 & 0 & 1 & 1 & X & X & X & X \\ 1 & 1 & 0 & 0 & X & X & X & X \\ 1 & 1 & 0 & 1 & X & X & X & X \\ 1 & 1 & 1 & 0 & X & X & X & X \\ 1 & 1 & 1 & 1 & X & X & X & X\end{array}\right]\)

These input patterns should never be encountered in practice (hey -- it's a BCD number!) So, associated output values are
"Don't Cares"

\section*{K-map for BCD Increment Function}


\section*{K-map Summary}
- Karnaugh maps as a formal systematic approach for logic simplification
- 2-, 3-, 4-variable K-maps
- K-maps with "Don't Care" outputs
- H\&H Section 2.7

\title{
Digital Design \& Computer Arch. Lecture 5: Combinational Logic II
}

\author{
Prof. Onur Mutlu
}

\author{
ETH Zürich \\ Spring 2022 \\ 10 March 2022
}```

