1 Big versus Little Endian Addressing

Consider the 32-bit hexadecimal number 0xcafe2b3a.

1. What is the binary (or hexadecimal) representation of this number in little endian format? Please clearly mark the bytes and number them from low (0) to high (3).

2. What is the binary (or hexadecimal) representation of this number in big endian format? Please clearly mark the bytes and number them from low (0) to high (3).
2 The MIPS ISA

2.1 Warmup: Computing a Fibonacci Number

The Fibonacci number $F_n$ is recursively defined as

$$F(n) = F(n-1) + F(n-2),$$

where $F(1) = 1$ and $F(2) = 1$. So, $F(3) = F(2) + F(1) = 1 + 1 = 2$, and so on. Write the MIPS assembly for the `fib(n)` function, which computes the Fibonacci number $F(n)$:

```c
int fib(int n)
{
    int a = 0;
    int b = 1;
    int c = a + b;
    while (n > 1) {
        c = a + b;
        a = b;
        b = c;
        n--;
    }
    return c;
}
```

Remember to follow MIPS calling convention and its register usage (just for your reference, you may not need to use all of these registers):

- The argument $n$ is passed in register $\$4$.
- The result (i.e., $c$) should be returned in $\$2$.
- $\$8$ to $\$15$ are caller-saved temporary registers.
- $\$16$ to $\$23$ are callee-saved temporary registers.
- $\$29$ is the stack pointer register.
- $\$31$ stores the return address.

Note: A summary of the MIPS ISA is provided at the end of this handout.
2.2 MIPS Assembly for REP MOVSB

MIPS is a simple ISA. Complex ISAs—such as Intel’s x86—often use one instruction to perform the function of many instructions in a simple ISA. Here you will implement the MIPS equivalent for a single Intel x86 instruction, REP MOVSB, which is specified as follows.

The REP MOVSB instruction uses three fixed x86 registers: ECX (count), ESI (source), and EDI (destination). The “repeat” (REP) prefix on the instruction indicates that it will repeat ECX times. Each iteration, it moves one byte from memory at address ESI to memory at address EDI, and then increments both pointers by one. Thus, the instruction copies ECX bytes from address ESI to address EDI.

(a) Write the corresponding assembly code in MIPS ISA that accomplishes the same function as this instruction. You can use any general purpose register. Indicate which MIPS registers you have chosen to correspond to the x86 registers used by REP MOVSB. Try to minimize code size as much as possible.

(b) What is the size of the MIPS assembly code you wrote in (a), in bytes? How does it compare to REP MOVSB in x86 (note: REP MOVSB occupies 2 bytes)?

(c) Assume the contents of the x86 register file are as follows before the execution of the REP MOVSB:

```
EAX: 0xccccaaaa
EBP: 0x00002222
ECX: 0xFEE1DEAD
EDX: 0xfeed4444
ESI: 0xdecaffff
EDI: 0xdeaddeed
EBP: 0xe0000000
ESP: 0xe0000000
```

Now, consider the MIPS assembly code you wrote in (a). How many total instructions will be executed by your code to accomplish the same function as the single REP MOVSB in x86 accomplishes for the given register state?
(d) Assume the contents of the x86 register file are as follows before the execution of the REP MOVSB:

```
EAX: 0xccccaaaa
EBP: 0x00002222
ECX: 0x00000000
EDX: 0xfeed4444
ESI: 0xdecaffff
EDI: 0xdeaddeed
EBP: 0xe0000000
ESP: 0xe0000000
```

Now, answer the same question in (c) for the above register values.
3 Dataflow

- We define the switch node in Figure 1 to have 2 inputs (I, Ctrl) and 1 output (O). The Ctrl input always enters perpendicularly to the switch node. If the Ctrl input has a True token (i.e., a token with a value of 1), the O wire propagates the value on the I wire. Else, the 2 input tokens (I, Ctrl) are consumed, and no token is generated at the output (O).

- We define the inverter node in Figure 2 to have 1 input (I) and 1 output (O). The node negates the input token (i.e., O = !I).

- We define the TF node in Figure 3 to have 3 inputs (IF, IT, Ctrl) and 1 output (O). When Ctrl is set to True, O takes IT. When Ctrl is set to False, O takes IF.

- The ≥ node outputs True only when the left input is greater than or equal to the right input.

- The +1 node outputs the input plus one.

- The + node outputs the sum of the two inputs.

- A node generates an output token when tokens exist at every input, and all input tokens are consumed.

- Where a single wire splits into multiple wires, the token travelling on the wire is replicated to all wires.

Consider the dataflow graph on the following page. Numbers in dashed boxes represent tokens (with the value indicated by the number) in the initial state. The X and Y inputs automatically produce tokens as soon as the previous token on the wire is consumed. The order of these tokens follows the pattern (note, the following are all single digit values spaced appropriately for the reader to easily notice the pattern):

\[ \begin{align*}
X: & \quad 0 \ 01 \ 011 \ 0111 \ 01111 \\
Y: & \quad 1 \ 22 \ 333 \ 4444 \ 55555 
\end{align*} \]

Consider the dataflow graph on the following page. Please clearly describe the sequence of tokens generated at the output (OUT).
4 Microarchitecture vs. ISA (I)

a) Briefly explain the difference between the microarchitecture level and the ISA level in the transformation hierarchy. What information does the compiler need to know about the microarchitecture of the machine in order to compile a given program correctly?

b) Classify the following attributes of a machine as either a property of its microarchitecture or ISA:

<table>
<thead>
<tr>
<th>Microarchitecture?</th>
<th>ISA?</th>
<th>Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>The machine does not have a subtract instruction</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The ALU of the machine does not have a subtract unit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The machine does not have condition codes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A 5-bit immediate can be specified in an ADD instruction</td>
</tr>
<tr>
<td></td>
<td></td>
<td>It takes n cycles to execute an ADD instruction</td>
</tr>
<tr>
<td></td>
<td></td>
<td>There are 8 general purpose registers</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A 2-to-1 mux feeds one of the inputs to ALU</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The register file has one input port and two output ports</td>
</tr>
</tbody>
</table>
5 Microarchitecture vs. ISA (II)
A new CPU has two comprehensive user manuals available for purchase as shown in Table 1:

<table>
<thead>
<tr>
<th>Manual Title</th>
<th>Cost</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>the_isa.pdf</td>
<td>CHF 1 million</td>
<td>describes the ISA in detail</td>
</tr>
<tr>
<td>the_microarchitecture.pdf</td>
<td>CHF 10 million</td>
<td>describes the microarchitecture in detail</td>
</tr>
</tbody>
</table>

Table 1: Manual Costs

Unfortunately, the manuals are extremely expensive, and you can only afford one of the two. If both manuals might be useful, you would prefer the cheaper one.

For each of the following questions that you would like to answer, decide which manual is more likely to help. Note: we will subtract 1 point for each incorrect answer.

1. The latency of a branch predictor misprediction.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

2. The size of a physical memory page.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

3. The memory-mapped locations of exception vectors.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

4. The function of each bit in a programmable branch-predictor configuration register.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

5. The bit-width of the interface between the CPU and the L1 cache.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

6. The number of pipeline stages in the CPU.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

7. The order in which loads and stores are executed by a multi-core CPU.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

8. The memory addressing modes available for arithmetic operations.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

9. The program counter width.
   1. the_isa.pdf
   2. the_microarchitecture.pdf

10. The number of cache sets at each level of the cache hierarchy.
    1. the_isa.pdf
    2. the_microarchitecture.pdf

9/13
6 Performance Evaluation (I)

Your job is to evaluate the potential performance of two processors, each implementing a different ISA. The evaluation is based on its performance on a particular benchmark. On the processor implementing ISA $A$, the best compiled code for this benchmark performs at the rate of 10 IPC. That processor has a 500 MHz clock. On the processor implementing ISA $B$, the best compiled code for this benchmark performs at the rate of 2 IPC. That processor has a 600 MHz clock.

- What is the performance in Millions of Instructions per Second (MIPS) of the processor implementing ISA $A$?

- What is the performance in MIPS of the processor implementing ISA $B$?

- Which is the higher performance processor: $A$ $B$ Don’t know

Briefly explain your answer.
7 Performance Evaluation (II)

A multi-cycle processor $P_1$ executes load instructions in 10 cycles, store instructions in 8 cycles, arithmetic instructions in 4 cycles, and branch instructions in 4 cycles. Consider an application $A$ where 20% of all instructions are load instructions, 20% of all instructions are store instructions, 50% of all instructions are arithmetic instructions, and 10% of all instructions are branch instructions.

(a) What is the CPI of application $A$ when executing on processor $P_1$? Show your work.

(b) A new design of the processor doubles the clock frequency of $P_1$. However, the latencies of the load, store, arithmetic, and branch instructions increase by 2, 2, 2, and 1 cycles, respectively. We call this new processor $P_2$. The compiler used to generate instructions for $P_2$ is the same as for $P_1$. Thus, it produces the same number of instructions for program $A$. What is the CPI of application $A$ when executing on processor $P_2$? Show your work.

(c) Which processor is faster ($P_1$ or $P_2$)? By how much? Show your work.
(d) There is some extra area available in the chip of processor $P_1$, where extra hardware can fit. You can decide to include in your processor a faster branch execution unit or a faster memory device. The faster branch execution unit reduces the latency of branch instructions by a factor of 4. The memory device reduces the latency of the memory operations by a factor of 2. Which design do you choose? Show your work.
# MIPS Instruction Summary

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Example Assembly</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>add $1, $2, $3</td>
<td>$1 = $2 + $3</td>
</tr>
<tr>
<td>sub</td>
<td>sub $1, $2, $3</td>
<td>$1 = $2 - $3</td>
</tr>
<tr>
<td>add immediate</td>
<td>addi $1, $2, 100</td>
<td>$1 = $2 + 100</td>
</tr>
<tr>
<td>add unsigned</td>
<td>adiu $1, $2, 100</td>
<td>$1 = $2 + 100</td>
</tr>
<tr>
<td>subtract unsigned</td>
<td>subu $1, $2, $3</td>
<td>$1 = $2 - $3</td>
</tr>
<tr>
<td>add immediate unsigned</td>
<td>addiu $1, $2, 100</td>
<td>$1 = $2 + 100</td>
</tr>
<tr>
<td>multiply</td>
<td>mult $2, $3</td>
<td>hi, lo = $2 * $3</td>
</tr>
<tr>
<td>multiply unsigned</td>
<td>multu $2, $3</td>
<td>hi, lo = $2 * $3</td>
</tr>
<tr>
<td>divide</td>
<td>div $2, $3</td>
<td>lo = $2/$3, hi = $2 mod $3</td>
</tr>
<tr>
<td>divide unsigned</td>
<td>divu $2, $3</td>
<td>lo = $2/$3, hi = $2 mod $3</td>
</tr>
<tr>
<td>move from hi</td>
<td>mfhi $1</td>
<td>$1 = hi</td>
</tr>
<tr>
<td>move from low</td>
<td>mflo $1</td>
<td>$1 = lo</td>
</tr>
<tr>
<td>and</td>
<td>and $1, $2, $3</td>
<td>$1 = $2 &amp; $3</td>
</tr>
<tr>
<td>or</td>
<td>or $1, $2, $3</td>
<td>$1 = $2</td>
</tr>
<tr>
<td>and immediate</td>
<td>andi $1, $2, 100</td>
<td>$1 = $2 &amp; 100</td>
</tr>
<tr>
<td>or immediate</td>
<td>or $1, $2, 100</td>
<td>$1 = $2</td>
</tr>
<tr>
<td>shift left logical</td>
<td>sll $1, $2, 10</td>
<td>$1 = $2 &lt;&lt; 10</td>
</tr>
<tr>
<td>shift right logical</td>
<td>srl $1, $2, 10</td>
<td>$1 = $2 &gt;&gt; 10</td>
</tr>
<tr>
<td>load word</td>
<td>lw $1, 100($2)</td>
<td>$1 = memory[$2 + 100]</td>
</tr>
<tr>
<td>store word</td>
<td>sw $1, 100($2)</td>
<td>memory[$2 + 100] = $1</td>
</tr>
<tr>
<td>load upper immediate</td>
<td>lui $1, 100</td>
<td>$1 = 100 &lt;&lt; 16</td>
</tr>
<tr>
<td>branch on equal</td>
<td>beq $1, $2, label</td>
<td>if ($1 == $2) goto label</td>
</tr>
<tr>
<td>branch on not equal</td>
<td>bne $1, $2, label</td>
<td>if ($1 != $2) goto label</td>
</tr>
<tr>
<td>set on less than</td>
<td>slt $1, $2, $3</td>
<td>if ($2 &lt; $3) $1 = 1 else $1 = 0</td>
</tr>
<tr>
<td>set on less than immediate</td>
<td>slti $1, $2, 100</td>
<td>if ($2 &lt; 100) $1 = 1 else $1 = 0</td>
</tr>
<tr>
<td>set on less than unsigned</td>
<td>sltu $1, $2, $3</td>
<td>if ($2 &lt; $3) $1 = 1 else $1 = 0</td>
</tr>
<tr>
<td>set on less than immediate</td>
<td>sltui $1, $2, 100</td>
<td>if ($2 &lt; 100) $1 = 1 else $1 = 0</td>
</tr>
<tr>
<td>jump</td>
<td>j label</td>
<td>goto label</td>
</tr>
<tr>
<td>jump register</td>
<td>jr $31</td>
<td>goto $31</td>
</tr>
<tr>
<td>jump and link</td>
<td>jal label</td>
<td>$31 = PC + 4; goto label</td>
</tr>
</tbody>
</table>