1 Vector Processing I

Consider the following piece of code:

$$for\ (i = 0;\ i < 100;\ i++)$$

$$A[i] = ((B[i] * C[i]) + D[i])/2;$$

(a) Translate this code into assembly language using the following instructions in the ISA (note the number of cycles each instruction takes is shown next to each instruction):

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operands</th>
<th>Number of cycles</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEA</td>
<td>Rd, X</td>
<td>1</td>
<td>Rd ← address of X</td>
</tr>
<tr>
<td>LD</td>
<td>Rd, Rs, Rt</td>
<td>11</td>
<td>Rd ← MEM[Rs + Rt]</td>
</tr>
<tr>
<td>ST</td>
<td>Rs, Rt, Ru</td>
<td>11</td>
<td>MEM[Rt + Ru] ← Rs</td>
</tr>
<tr>
<td>MOVI</td>
<td>Rd, imm</td>
<td>1</td>
<td>Rd ← imm</td>
</tr>
<tr>
<td>MUL</td>
<td>Rd, Rs, Rt</td>
<td>6</td>
<td>Rd ← Rs × Rt</td>
</tr>
<tr>
<td>ADD</td>
<td>Rd, Rs, Rt</td>
<td>4</td>
<td>Rd ← Rs + Rt</td>
</tr>
<tr>
<td>ADD</td>
<td>Rd, Rs, imm</td>
<td>1</td>
<td>Rd ← Rs + imm</td>
</tr>
<tr>
<td>RSHFA</td>
<td>Rd, Rs, shamt</td>
<td>2</td>
<td>Rd ← Rs &gt;&gt;&gt; shamt</td>
</tr>
<tr>
<td>BR&lt;CC&gt;</td>
<td>Rs, X</td>
<td>1</td>
<td>Branch to X if Rs satisfies condition code CC</td>
</tr>
</tbody>
</table>

Assume one memory location is required to store each element of the array. Also assume that there are eight registers, R0 to R7.

Condition codes are set after the execution of an arithmetic instruction. You can assume typically available condition codes such as zero (EQZ), positive (GTZ), negative (LTZ), non-negative (GEZ), and non-positive (LEZ).
(b) Now write Cray-like vector assembly code with the minimum number of instructions. Assume that there are eight vector registers and the length of each vector register is 64. Use the following instructions in the vector ISA:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operands</th>
<th>Number of cycles</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SET</td>
<td>Vst, imm</td>
<td>1</td>
<td>Vst ← imm (Vst: Vector Stride Register)</td>
</tr>
<tr>
<td>SET</td>
<td>Vln, imm</td>
<td>1</td>
<td>Vln ← imm (Vln: Vector Length Register)</td>
</tr>
<tr>
<td>VLD</td>
<td>Vd, X</td>
<td>11, pipelined</td>
<td>Vd ← MEM[address of X]</td>
</tr>
<tr>
<td>VST</td>
<td>Vs, X</td>
<td>11, pipelined</td>
<td>MEM[address of X] ← Vs</td>
</tr>
<tr>
<td>VADD</td>
<td>Vd, Vs, Vt</td>
<td>4, pipelined</td>
<td>Vd ← Vs + Vt</td>
</tr>
<tr>
<td>VMUL</td>
<td>Vd, Vs, Vt</td>
<td>6, pipelined</td>
<td>Vd_i ← Vs_i × Vt_i</td>
</tr>
<tr>
<td>VRSHFA</td>
<td>Vd, Vs, shamt</td>
<td>1</td>
<td>Vd_i ← Vs_i &gt;&gt;&gt; shamt</td>
</tr>
</tbody>
</table>

How many cycles does it take to execute the program?
How many cycles does it take to execute the program on the following processors? Assume that memory is 16-way interleaved.

**Vector processor without chaining, 1 port to memory (1 load or store per cycle):**


**Vector processor with chaining, 1 port to memory:**


Vector processor with chaining, 2 read ports and 1 write port to memory:
2 Vector Processing II

You are studying a program that runs on a vector computer with the following latencies for various instructions:

- **VLD** and **VST**: 50 cycles for each vector element; fully interleaved and pipelined.
- **VADD**: 4 cycles for each vector element (fully pipelined).
- **VMUL**: 16 cycles for each vector element (fully pipelined).
- **VDIV**: 32 cycles for each vector element (fully pipelined).
- **VRSHFA**: 1 cycle for each vector element (fully pipelined).

Assume that:

- The machine has an in-order pipeline.
- The machine supports chaining between vector functional units.
- In order to support 1-cycle memory access after the first element in a vector, the machine interleaves vector elements across memory banks. All vectors are stored in memory with the first element mapped to bank 0, the second element mapped to bank 1, and so on.
- Each memory bank has an 8 KB row buffer.
- Vector elements are 64 bits in size.
- Each memory bank has two ports (so that two loads/stores can be active simultaneously), and there are two load/store functional units available.

(a) What is the minimum power-of-two number of banks required in order for memory accesses to never stall? (Assume a vector stride of 1.)
(b) The machine (with as many banks as you found in part a) executes the following program (assume that the vector stride is set to 1):

\[
\begin{align*}
\text{VLD} & \quad V1, A \quad // \quad V1 \leftarrow A \\
\text{VLD} & \quad V2, B \quad // \quad V2 \leftarrow B \\
\text{VADD} & \quad V3, V1, V2 \quad // \quad V3 \leftarrow V1 + V2 \\
\text{VMUL} & \quad V4, V3, V1 \quad // \quad V4_i \leftarrow V3_i \times V1_i \\
\text{VRSHFA} & \quad V5, V4, 2 \quad // \quad V5_i \leftarrow V4_i \ggg 2
\end{align*}
\]

It takes 111 cycles to execute this program. What is the vector length \( L \) (i.e., the number of elements in a vector)?

If the machine did not support chaining (but could still pipeline independent operations), how many cycles would be required to execute the same program?
(c) The architect of this machine decides that she needs to cut costs in the machine’s memory system. She reduces the number of banks by a factor of 2 from the number of banks you found in part (a) above. Because loads and stores might stall due to bank contention, an arbiter is added to each bank so that pending loads from the oldest instruction are serviced first. How many cycles does the program take to execute on the machine with this reduced-cost memory system (but with chaining)?

Now, the architect reduces cost further by reducing the number of memory banks (to a lower power of 2). The program executes in 279 cycles. How many banks are in the system?
Another architect is now designing the second generation of this vector computer. He wants to build a multicore machine in which 4 vector processors share the same memory system. He scales up the number of banks by 4 in order to match the memory system bandwidth to the new demand. However, when he simulates this new machine design with a separate vector program running on every core, he finds that the average execution time is longer than if each individual program ran on the original single-core system with 1/4 the banks. Why could this be? Provide concrete reason(s).

What change could this architect make to the system in order to alleviate this problem (in less than 20 words), while only changing the shared memory hierarchy?
3 SIMD Processing

Suppose we want to design a SIMD engine that can support a vector length of 16. We have two options: a traditional vector processor and a traditional array processor.

(a) Which one is more costly in terms of chip area (circle one)?

<table>
<thead>
<tr>
<th>The traditional vector processor</th>
<th>The traditional array processor</th>
<th>Neither</th>
</tr>
</thead>
</table>

Justify your answer.

(b) Assuming the latency of an addition operation is five cycles in both processors, how long will a VADD (vector add) instruction take in each of the processors (assume that the adder can be fully pipelined and is the same for both processors)?

**For a vector length of 1:**

The traditional vector processor:

The traditional array processor:

**For a vector length of 4:**

The traditional vector processor:

The traditional array processor:

**For a vector length of 16:**

The traditional vector processor:

The traditional array processor:
4 GPUs and SIMD I

We define the **SIMD utilization** of a program run on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program. The following code segment is run on a GPU. Each thread executes a single iteration of the shown loop. Assume that the data values of the arrays A and B are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 2 instructions in each thread.) A warp in the GPU consists of 32 threads, there are 32 SIMD lanes in the GPU. Assume that each instruction takes the same amount of time to execute.

```cpp
for (i = 0; i < N; i++) {
    if (A[i] % 3 == 0) { // Instruction 1
    }
}
```

(a) How many warps does it take to execute this program? Please leave the answer in terms of N.

(b) Assume integer arrays A have a repetitive pattern which have 24 ones followed by 8 zeros repetitively and integer arrays B have a different repetitive pattern which have 48 zeros followed by 64 ones. What is the SIMD utilization of this program?

(c) Is it possible for this program to yield a SIMD utilization of 100%? Circle one.

YES    NO

If YES, what should be true about array A for the SIMD utilization to be 100%?

What should be true about array B?

If NO, explain why not.
(d) Is it possible for this program to yield a SIMD utilization of 56.25%? Circle one.

YES  NO

If YES, what should be true about array A for the SIMD utilization to be 56.25%?

What should be true about array B?

If NO, explain why not.

(e) Is it possible for this program to yield a SIMD utilization of 50%? Circle one.

YES  NO

If YES, what should be true about array A for the SIMD utilization to be 50%?

What should be true about array B?

If NO, explain why not.
Now, we will look at the technique we learned in class that tries to improve SIMD utilization by merging divergent branches together. The key idea of the *dynamic warp formation* is that threads in one warp can be swapped with threads in another warp as long as the swapped threads have access to the associated registers (i.e., they are on the same SIMD lane).

Consider the following example of a program that consists of 3 warps \( X \), \( Y \) and \( Z \) that are executing the same code segment specified at the top of this question. Assume that the vector below specifies the direction of the branch of each thread within the warp. 1 means the branch in Instruction 1 is resolved to taken and 0 means the branch in Instruction 1 is resolved to not taken.

\[
\begin{align*}
X &= \{10000000000000000000000000000010\} \\
Y &= \{10000000000000000000000000000001\} \\
Z &= \{01000000000000000000000000000000\}
\end{align*}
\]

(f) Given the example above. Suppose that you perform dynamic warp formation on these three warps. What is the resulting outcome of each branch for the newly formed warps \( X' \), \( Y' \) and \( Z' \).

(g) Given the specification for arrays \( A \) and \( B \), is it possible for this program to yield a better SIMD utilization if dynamic warp formation is used? Explain your reasoning.
5 GPUs and SIMD II

We define the *SIMD utilization* of a program run on a GPU as the fraction of SIMD lanes that are kept busy with *active threads* during the run of a program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the *complete run* of the program.

The following code segment is run on a GPU. Each thread executes a single iteration of the shown loop. Assume that the data values of the arrays A, B, and C are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 6 instructions in each thread.) A warp in the GPU consists of 64 threads, and there are 64 SIMD lanes in the GPU. Please assume that all values in array B have magnitudes less than 10 (i.e., \(|B[i]| < 10\), for all i).

```c
for (i = 0; i < 1024; i++) {
    A[i] = B[i] * B[i];
    if (A[i] > 0) {
        C[i] = A[i] * B[i];
        if (C[i] < 0) {
        }
    }
}
```

(a) How many warps does it take to execute this program?

(b) What is the maximum possible SIMD utilization of this program?

---

13/33
(c) Please describe what needs to be true about array B to reach the maximum possible SIMD utilization asked in part (b). (Please cover all cases in your answer)

(d) What is the minimum possible SIMD utilization of this program?

(e) Please describe what needs to be true about array B to reach the minimum possible SIMD utilization asked in part (d). (Please cover all cases in your answer)
6 Memory Organization & Technology

Read the following statements about memory organization & technology. Circle “True” if the statement is true and “False” otherwise. Note: we will subtract 1 point for each incorrect answer and award 0 points for unanswered questions.

1. A main memory access typically consumes less energy than a register file access.
   1. True  2. False

2. Building a larger memory array by increasing the length of the array’s wordlines and bitlines increases the cost ($) but does not increase the access time of the array.
   1. True  2. False

3. Activating a DRAM cell temporarily destroys the value stored in the DRAM cell.
   1. True  2. False

4. DRAM cost ($) per bit is much higher than that of SRAM.
   1. True  2. False

5. The memory hierarchy of a typical computer system comprises different memory technologies.
   1. True  2. False

6. Recently accessed data should be kept at the bottom-level in the memory hierarchy (e.g., main memory or disk) and not at the top-level (e.g., caches) in the hierarchy.
   1. True  2. False

7. A program with no branches has high temporal locality in its instruction memory references.
   1. True  2. False

8. A cache that has a block size equal to word size of memory access instructions cannot exploit spatial locality.
   1. True  2. False

9. Memory banking enables concurrent access to the memory structure.
   1. True  2. False

10. In DRAM, accesses to different rows in one bank can be serviced faster compared to accesses to the same row in one bank.
    1. True  2. False

11. PCM is non-volatile, which means PCM retains stored data even when it is powered off.
    1. True  2. False

12. If a hypothetical system is not constrained by chip area, memory cost ($), and energy consumption, DRAM would be the best memory technology to use in that system.
    1. True  2. False

13. The entire page table is typically stored in physical memory.
    1. True  2. False

14. Virtual-to-physical address translation is on the critical path of a memory access.
    1. True  2. False

15. Virtual memory makes programmer’s and microarchitect’s tasks easier.
    1. True  2. False
7 Vector Processing (Extra)

Assume a vector processor that implements the following ISA:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operands</th>
<th>Number of cycles</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SET</td>
<td>Vst, imm</td>
<td>1</td>
<td>Vst ← imm (Vst: Vector Stride Register)</td>
</tr>
<tr>
<td>SET</td>
<td>Vln, imm</td>
<td>1</td>
<td>Vln ← imm (Vln: Vector Length Register)</td>
</tr>
<tr>
<td>VLD</td>
<td>Vd, addr</td>
<td>100, pipelined</td>
<td>Vd ← MEM[addr]</td>
</tr>
<tr>
<td>VST</td>
<td>Vs, addr</td>
<td>100, pipelined</td>
<td>MEM[addr] ← Vs</td>
</tr>
<tr>
<td>VADD</td>
<td>Vd, Vs, Vt</td>
<td>5, pipelined</td>
<td>Vd ← Vs + Vt</td>
</tr>
<tr>
<td>VMUL</td>
<td>Vd, Vs, Vt</td>
<td>10, pipelined</td>
<td>Vd_i ← Vs_i × Vt_i</td>
</tr>
<tr>
<td>VDIV</td>
<td>Vd, Vs, Vt</td>
<td>20, pipelined</td>
<td>Vd_i ← Vs_i / Vt_i</td>
</tr>
</tbody>
</table>

Assume the following:

- The processor has an in-order pipeline.
- The size of a vector element is 4 bytes.
- Vst and Vln are 10-bit registers.
- The processor does not support chaining between vector functional units.
- The main memory has $N$ banks.
- Vector elements stored in consecutive memory addresses are interleaved between the memory banks. For example, if a vector element at address $A$ maps to bank $B$, a vector element at address $A + 4$ maps to bank $(B + 1)\%N$, where $\%$ is the modulo operator and $N$ is the number of banks. $N$ is not necessarily a power of two.
- The memory is byte addressable and the address space is represented using 32 bits.
- Vector elements are stored in memory in 4-byte-aligned manner.
- Each memory bank has a 4 KB row buffer.
- Each memory bank has a single read and a single write port so that a load and a store operation can be performed simultaneously.
- There are separate functional units for executing VLD and VST instructions.

(a) What should the minimum value of $N$ be to avoid stalls while executing a VLD or VST instruction, assuming a vector stride of 1? Explain.
(b) What should the minimum value of $N$ be to avoid stalls while executing a VLD or VST instruction, assuming a vector stride of 2? Explain.

(c) Assume:

- A machine that has a memory with as many banks as you found is part (a).
- The vector stride is set to 1.
- The value of the vector length is set to $M$ (but we do not know $M$)

The machine executes the following program:

\[
\begin{align*}
\text{VLD} & \quad V1, A & & \text{// } V1 \leftarrow \text{MEM}[A] \\
\text{VLD} & \quad V2, (A + 32768) & & \text{// } V2 \leftarrow \text{MEM}[A + 32768] \\
\text{VADD} & \quad V3, V1, V1 & & \text{// } V3 \leftarrow V1, V1 \\
\text{VMUL} & \quad V4, V2, V3 & & \text{// } V4_i \leftarrow V2_i, V3_i \\
\text{VST} & \quad V4, (A + 32768*2) & & \text{// } \text{MEM}[A + 32768*2] \leftarrow V4
\end{align*}
\]

It takes 4,306 cycles to execute the above program. What is $M$? Explain.
(d) If we modify the vector processor to support chaining, how many cycles would be required to execute the same program in part (c)? Explain.
8 Vector Processing (Extra)

A vector processor includes the following instructions in its ISA:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operands</th>
<th>Latency (cycles)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VLD</td>
<td>V&lt;sub&gt;i&lt;/sub&gt;, #Address</td>
<td>60, fully interleaved and pipelined</td>
<td>V&lt;sub&gt;i&lt;/sub&gt; ← Mem[Address]</td>
</tr>
<tr>
<td>VST</td>
<td>V&lt;sub&gt;i&lt;/sub&gt;, #Address</td>
<td>60, fully interleaved and pipelined</td>
<td>Mem[Address] ← V&lt;sub&gt;i&lt;/sub&gt;</td>
</tr>
<tr>
<td>VADD</td>
<td>V&lt;sub&gt;i&lt;/sub&gt;, V&lt;sub&gt;j&lt;/sub&gt;, V&lt;sub&gt;k&lt;/sub&gt;</td>
<td>8, fully pipelined</td>
<td>V&lt;sub&gt;i&lt;/sub&gt; ← V&lt;sub&gt;j&lt;/sub&gt; + V&lt;sub&gt;k&lt;/sub&gt;</td>
</tr>
<tr>
<td>VMUL</td>
<td>V&lt;sub&gt;i&lt;/sub&gt;, V&lt;sub&gt;j&lt;/sub&gt;, V&lt;sub&gt;k&lt;/sub&gt;</td>
<td>16, fully pipelined</td>
<td>V&lt;sub&gt;i&lt;/sub&gt; ← V&lt;sub&gt;j&lt;/sub&gt; * V&lt;sub&gt;k&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

Assume that:

- The machine has an in-order pipeline.
- Each vector element is 64 bits in size.
- In order to support 1-element per cycle memory throughput for vector elements, after the first element in a vector, the machine interleaves vector elements across memory banks. All vectors are stored in memory with the first element mapped to bank 0, the second element mapped to bank 1, etc.
- Memory accesses within a vectorized memory request must be issued in order.
- Each memory bank has two ports (so that two loads/stores can be active simultaneously), and there are two load/store functional units available.

Answer the following questions about this vector computer.

(a) The number of memory banks in this vector processor is a power of two. What should the minimum number of banks be to avoid stalls while executing a VLD or VST instruction, assuming a vector stride of 1? Explain.

(b) Translate the following piece of code, called SAXPY, into vector code that executes in the minimum possible number of cycles on this vector processor. Constant \( \alpha \) is stored in vector register \( V1 \). (Note: Assume vector length register and vector stride register are already introduced to appropriate values.)

```c
for (i = 0; i < VLEN; i++){
    temp = alpha * X[i];
    Z[i] = temp + Y[i];
}
```
(c) Consider a machine with as many banks as you found in part (a) executes the program you wrote in part (b). Assume that the vector stride is set to 1. The machine does not support chaining between vector functional units. If the machine takes 340 cycles to finish the program, what is the vector length? Show your work.

(d) The architect of the machine improves the design to support chaining. For the VLEN you found in the previous part, what is the total number of cycles for the same program? Show your work.

(e) Now the architect decides that she needs to cut costs in the machine’s memory system by reducing the number of banks. Because loads and stores might stall due to bank contention, an arbiter is added to each bank so that pending loads from the oldest instruction are serviced first. She observes the program now takes 481 cycles (with chaining). What is the new number of banks? Show your work. (Note: Recall the number of banks is a power of two.)
We define the *SIMD utilization* of a program that runs on a GPU as the fraction of SIMD lanes that are kept busy with *active threads* during the run of the program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the *complete run* of the program.

The following code segment is run on a GPU. Each thread executes a *single iteration* of the shown loop. Assume that the data values of the arrays A and B are already in vector registers, so there are no loads and stores in this program. (Hint: Notice that there are 3 instructions in each iteration.) A warp in the GPU consists of 32 threads, and there are 32 SIMD lanes in the GPU.

```c
for (i = 0; i < 1025; i++) {
    if (A[i] < 33) { // Instruction 1
        B[i] = A[i] << 1; // Instruction 2
    } else {
        B[i] = A[i] >> 1; // Instruction 3
    }
}
```

Please answer the following six questions.

(a) How many warps does it take to execute this program?

(b) What is the *maximum* possible SIMD utilization of this program? (Hint: The warp scheduler does not issue instructions when *no* threads are active).
(c) Please describe what needs to be true about array $A$ to reach the maximum possible SIMD utilization asked in part (b). (Please cover all cases in your answer.)

(d) What is the minimum possible SIMD utilization of this program?

(e) Please describe what needs to be true about array $A$ to reach the minimum possible SIMD utilization asked in part (d). (Please cover all cases in your answer.)
(f) What is the SIMD utilization of this program if $A[i] = i$? Show your work.
10 GPUs and SIMD (Extra)

We define the *SIMD utilization* of a program run on a GPU as the fraction of SIMD lanes that are kept busy with *active threads* during the run of a program.

The following code segment is run on a GPU. Each thread executes a *single iteration* of the shown loop. Assume that the data values of the arrays A, B, and C are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 6 instructions in each thread.) A warp in the GPU consists of 64 threads, and there are 64 SIMD lanes in the GPU.

```c
for (i = 0; i < 4096; i++) {
    if (B[i] < 8888) {
        A[i] = A[i] * C[i];
        C[i] = B[i] + 1;
    }
    if (B[i] > 8888) {
    }
}
```

(a) How many warps does it take to execute this program?

(b) When we measure the SIMD utilization for this program with one input set, we find that it is 134/320. What can you say about arrays A, B, and C? Be precise (Hint: Look at the “if” branch).

A: 

B: 

C: 

(c) Is it possible for this program to yield a SIMD utilization of 100% (circle one)?

\[ \text{YES} \quad \text{NO} \]

If YES, what should be true about arrays A, B, C for the SIMD utilization to be 100%? Be precise. If NO, explain why not.

(d) What is the lowest SIMD utilization that this program can yield? Explain.
11 GPUs and SIMD (Extra)

We define the *SIMD utilization* of a program that runs on a GPU as the fraction of SIMD lanes that are kept busy with *active threads* during the run of a program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the *complete run* of the program.

The following code segment is run on a GPU. A warp in the GPU consists of 32 threads, and there are 32 SIMD lanes in the GPU. Each thread executes a *single iteration* of the shown loop. Assume that the data values of the arrays $A$ and $B$ are already in vector registers so there are no loads and stores in this program. Both $A$ and $B$ are arrays of integers. (Hint: Notice that there are 5 instructions in each iteration.)

```c
for (i = 0; i < 1024; i++) {
  A[i] = 2 * B[i]; // Instruction 1
  if (A[i / 32] == 0) { // Instruction 2
    int a = 2 * A[i]; // Instruction 3
    if (a == i) { // Instruction 4
      A[i] += 1; // Instruction 5
    }
  }
}
```

Please answer the following questions.

(a) How many warps does it take to execute this program?

(b) What needs to be true about array $B$ to achieve 100% utilization? Show your work. (Hint: The warp scheduler does not issue instructions where no threads are active).
(c) What is the minimum possible SIMD utilization of this program?

(d) What needs to be true about array $B$ to achieve the minimum possible SIMD utilization? Show your work. (Please cover all cases in your answer.)

(e) If $B[0] = 0$, what is the maximum possible SIMD utilization of this program?
(f) What needs to be true about array \( B \) to achieve the maximum possible SIMD utilization, if \( B[0] = 0 \)?
Show your work. (Please cover all cases in your answer.)
12 GPUs and SIMD (Extra)

We define the *SIMD utilization* of a program that runs on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program.

The following code segments are run on a GPU. We assume that (1) \(A\) resides in memory and is shared by all threads, (2) \(s\) resides in a register and is private to each thread, and (3) the code segments are correct (i.e., do not think about any correctness issues when answering this question).

A warp in the GPU consists of 32 threads, and there are 32 SIMD lanes in the GPU. Each thread executes a single iteration of the outermost loop (with index \(i\)). Assume that the data values of the array \(A\) are already in vector registers so there are no memory loads and stores in this program. (Hint: Notice that there are 4 instructions in each iteration of the outermost loop of both code segments.)

```c
s = 1;
for (i = 0; i < 1024; i++) {
    for (j = 0; j < 10; j++) { // Inst. 1
        if (i % (2 * s) == 0) // Inst. 2
            A[i] += A[i + 1]; // Inst. 3
    }
    s = s << 1; // Inst. 4
}
```

```c
s = 512;
for (i = 0; i < 1024; i++) {
    for (j = 0; j < 10; j++) { // Inst. 1
        if (i < s) // Inst. 2
            A[i] += A[i + s]; // Inst. 3
    }
    s = s >> 1; // Inst. 4
}
```

Please answer the following questions.

(a) How many warps does it take to execute these code segments?
(b) What is the SIMD utilization of the first iteration of the inner loop ($j = 0$) for Code Segment 1? Show your work. (Hint: The warp scheduler does \textit{not} issue instructions when no thread is active).

(c) What is the SIMD utilization of the first iteration of the inner loop ($j = 0$) for Code Segment 2? Show your work. (Hint: The warp scheduler does \textit{not} issue instructions when no thread is active).
(d) What is the SIMD utilization of any iteration of the inner loop \(0 \leq j < 10\) for Code Segment 1? Show your work. (Hint: Derive an analytical expression, which may be piecewise).

(e) What is the SIMD utilization of any iteration of the inner loop \(0 \leq j < 10\) for Code Segment 2? Show your work. (Hint: Derive an analytical expression, which may be piecewise).
(f) Is there any iteration \((0 \leq j < 10)\) where both code segments have the same utilization? Explain your reasoning.

(g) Which code is expected to run faster on a GPU? Explain your reasoning.