start
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
start [2017/10/06 14:33] – juan | start [2019/05/29 09:57] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== | + | ====== |
- | Welcome to the wiki for Computer Architecture for Fall 2017 | ||
=====Course Information===== | =====Course Information===== | ||
+ | This webpage hosts materials (both preliminary and final) for the Memory Systems course [[https:// | ||
- | ====Description==== | + | [[http:// |
- | Computer architecture is the science and art of selecting and interconnecting hardware components | + | ====Course Abstract==== |
- | + | The memory system is a fundamental performance and energy bottleneck in almost all computing systems. Recent system design, application, and technology trends that require more capacity, bandwidth, efficiency, and predictability out of the memory | |
- | ====Objective==== | + | |
- | We will learn, for example, how to design the control | + | |
- | + | ||
- | ====Content==== | + | |
- | The principles presented in the lecture | + | |
- | + | ||
- | [[http:// | + | |
- | [[https:// | + | |
- | **Prerequisites:** Digitaltechnik | + | In this course, we first discuss major challenges facing modern memory systems (and the computing platforms we currently design around the memory system) in the presence of greatly increasing demand for data and its fast analysis. We then examine some promising research and design directions to overcome these challenges. We discuss at least three key topics in detail, focusing on both open problems and potential solution directions: |
+ | - fundamental issues in memory reliability and security and how to enable fundamentally secure, reliable, safe architectures; | ||
+ | - enabling data-centric and hence fundamentally energy-efficient architectures that are capable of performing computation near data; | ||
+ | - reducing both latency and energy consumption by tackling the fixed-latency/ | ||
+ | If time permits, we will also discuss research challenges and opportunities in enabling emerging NVM (non-volatile memory) technologies and scaling NAND flash memory and SSDs (solid state drives) into the future. | ||
- | =====Staff Information===== | + | ==== Course Instructor |
+ | Prof. Onur Mutlu, [[omutlu@gmail.com]], | ||
- | ====Contact==== | + | === Bio: === |
- | * **Mailing List**: < | + | |
+ | Onur Mutlu is a Professor of Computer Science at ETH Zurich. He is also a faculty member at Carnegie Mellon University, where he previously held the Strecker Early Career Professorship. His current broader research interests are in computer architecture, | ||
- | ^ ^ Name ^ E-mail ^ Office ^ Phone ^ Office Hours ^ | ||
- | | **Instructor** | [[https:// | ||
- | | **Teaching Assistant (PhD)** | [[https:// | ||
- | | **Teaching Assistant (PhD)** | [[|Mohammad Sadrosadati]] | < | ||
- | | **Teaching Assistant (PostDoc)** | [[https:// | ||
- | | **Teaching Assistant (PostDoc)** | [[|Lois Orosa]] | < | ||
- | | **Teaching Assistant (PostDoc)** | [[https:// | ||
- | | **Admin. Assistant** | [[https:// |
start.1507300390.txt.gz · Last modified: 2019/02/12 16:35 (external edit)