Memory Systems

Fundamentals, Recent Research, Challenges, Opportunities

Lecture 3: Processing-in-Memory

Prof. Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

8 October 2018

Technion Fast Course 2018





Carnegie Mellon

Four Key Directions

Fundamentally Secure/Reliable/Safe Architectures

- Fundamentally Energy-Efficient Architectures
 - Memory-centric (Data-centric) Architectures


Fundamentally Low-Latency Architectures


Architectures for Genomics, Medicine, Health

Maslow's (Human) Hierarchy of Needs, Revisited

Maslow, "A Theory of Human Motivation," Psychological Review, 1943.

Maslow, "Motivation and Personality," Book, 1954-1970.






Do We Want This?





Or This?



SAFARI

5

Sub-Agenda: In-Memory Computation

- Major Trends Affecting Main Memory
- The Need for Intelligent Memory Controllers
 - Bottom Up: Push from Circuits and Devices
 - Top Down: Pull from Systems and Applications
- Processing in Memory: Two Directions
 - Minimally Changing Memory Chips
 - Exploiting 3D-Stacked Memory
- How to Enable Adoption of Processing in Memory
- Conclusion

Observation and Opportunity

- High latency and high energy caused by data movement
 - Long, energy-hungry interconnects
 - Energy-hungry electrical interfaces
 - Movement of large amounts of data
- Opportunity: Minimize data movement by performing computation directly where the data resides
 - Processing in memory (PIM)
 - In-memory computation/processing
 - Near-data processing (NDP)
 - General concept applicable to any data storage & movement unit (caches, SSDs, main memory, network, controllers)

Three Key Systems Trends

1. Data access is a major bottleneck

Applications are increasingly data hungry

2. Energy consumption is a key limiter

3. Data movement energy dominates compute

Especially true for off-chip to on-chip movement

The Need for More Memory Performance



In-memory Databases

[Mao+, EuroSys'12; Clapp+ (Intel), IISWC'15]




In-Memory Data Analytics

[Clapp+ (Intel), IISWC'15; Awan+, BDCloud'15]



Graph/Tree Processing

[Xu+, IISWC'12; Umuroglu+, FPL'15]



Datacenter Workloads

[Kanev+ (Google), ISCA' 15]



Challenge and Opportunity for Future

High Performance, Energy Efficient, Sustainable

The Problem

Data access is the major performance and energy bottleneck


Our current design principles cause great energy waste

(and great performance loss)


Processing of data is performed far away from the data

A Computing System

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.




A Computing System

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.




Today's Computing Systems

- Are overwhelmingly processor centric
- All data processed in the processor → at great system cost
- Processor is heavily optimized and is considered the master
- Data storage units are dumb and are largely unoptimized (except for some that are on the processor die)



Yet ...

"It's the Memory, Stupid!" (Richard Sites, MPR, 1996)



The Performance Perspective

Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt,
 "Runahead Execution: An Alternative to Very Large Instruction
 Windows for Out-of-order Processors"
 Proceedings of the 9th International Symposium on High-Performance
 Computer Architecture (HPCA), pages 129-140, Anaheim, CA, February
 2003. Slides (pdf)

Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors

Onur Mutlu § Jared Stark † Chris Wilkerson ‡ Yale N. Patt §


§ECE Department
The University of Texas at Austin
{onur,patt}@ece.utexas.edu

†Microprocessor Research Intel Labs jared.w.stark@intel.com

‡Desktop Platforms Group Intel Corporation chris.wilkerson@intel.com


The Performance Perspective (Today)

All of Google's Data Center Workloads (2015):



The Performance Perspective (Today)


All of Google's Data Center Workloads (2015):



Perils of Processor-Centric Design


- Grossly-imbalanced systems
 - Processing done only in one place
 - Everything else just stores and moves data: data moves a lot
 - → Energy inefficient
 - → Low performance
 - → Complex
- Overly complex and bloated processor (and accelerators)
 - To tolerate data access from memory
 - Complex hierarchies and mechanisms
 - → Energy inefficient
 - → Low performance
 - → Complex

Perils of Processor-Centric Design




Most of the system is dedicated to storing and moving data

The Energy Perspective




Data Movement vs. Computation Energy



A memory access consumes ~1000X the energy of a complex addition

Data Movement vs. Computation Energy

- Data movement is a major system energy bottleneck
 - Comprises 41% of mobile system energy during web browsing [2]
 - Costs ~115 times as much energy as an ADD operation [1, 2]



[1]: Reducing data Movement Energy via Online Data Clustering and Encoding (MICRO'16)

[2]: Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms (IISWC'14)



Energy Waste in Mobile Devices

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks


Amirali Boroumand¹ Rachata Ausavarungnirun¹ Aki Kuusela³ Allan Knies³

Saugata Ghose¹ Youngsok Kim²

Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3}

Parthasarathy Ranganathan³ Onur Mutlu^{5,1}

We Do Not Want to Move Data!



A memory access consumes ~1000X the energy of a complex addition


We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

Goal: Processing Inside Memory



- Many questions ... How do we design the:
 - compute-capable memory & controllers?
 - processor chip and in-memory units?
 - software and hardware interfaces?
 - system software and languages?
 - algorithms?

Problem

Aigorithm

Program/Language

System Software


SW/HW Interface

Micro-architecture

Logic

Electrons

Why In-Memory Computation Today?



- Pull from Systems and Applications
 - Data access is a major system and application bottleneck
 - Systems are energy limited
 - Data movement much more energy-hungry than computation

Agenda

- Major Trends Affecting Main Memory
- The Need for Intelligent Memory Controllers
 - Bottom Up: Push from Circuits and Devices
 - Top Down: Pull from Systems and Applications
- Processing in Memory: Two Directions
 - Minimally Changing Memory Chips
 - Exploiting 3D-Stacked Memory
- How to Enable Adoption of Processing in Memory
- Conclusion

Processing in Memory: Two Approaches

- 1. Minimally changing memory chips
- 2. Exploiting 3D-stacked memory

Approach 1: Minimally Changing DRAM

- DRAM has great capability to perform bulk data movement and computation internally with small changes
 - Can exploit internal connectivity to move data
 - Can exploit analog computation capability
 - **-** ...
- Examples: RowClone, In-DRAM AND/OR, Gather/Scatter DRAM
 - RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data (Seshadri et al., MICRO 2013)
 - Fast Bulk Bitwise AND and OR in DRAM (Seshadri et al., IEEE CAL 2015)
 - Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-unit Strided Accesses (Seshadri et al., MICRO 2015)
 - "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity
 DRAM Technology" (Seshadri et al., MICRO 2017)

Starting Simple: Data Copy and Initialization

Bulk Data Copy

Bulk Data Initialization

Bulk Data Copy and Initialization

The Impact of Architectural Trends on Operating System Performance

Mendel Rosenblum, Edouard Bugnion, Stephen Alan Herrod,
Emmett Witchel, and Anoop Gupta

Hardware Support for Bulk Data Movement in Server Platforms

Li Zhao[†], Ravi Iyer[‡] Srihari Makineni[‡], Laxmi Bhuyan[†] and Don Newell[‡]

Department of Computer Science and Engineering, University of California, Riverside, CA 92521

Email: {zhao, bhuyan}@cs.ucr.edu

Communications Technology Lab Intel-C

Te

Architecture Support for Improving Bulk Memory Copying and Initialization Performance

Xiaowei Jiang, Yan Solihin

Dept. of Electrical and Computer Engineering

North Carolina State University

Raleigh, USA

Li Zhao, Ravishankar Iyer Intel Labs Intel Corporation Hillsboro, USA


Starting Simple: Data Copy and Initialization

memmove & memcpy: 5% cycles in Google's datacenter [Kanev+ ISCA'15]

















Page Migration




Today's Systems: Bulk Data Copy



1046ns, 3.6uJ (for 4KB page copy via DMA)


Future Systems: In-Memory Copy




1046ns, 3.6uJ

→ 90ns, 0.04uJ


RowClone: In-DRAM Row Copy



RowClone: Intra-Subarray




RowClone: Intra-Subarray (II)



- 1. Activate src row (copy data from src to row buffer)
- 2. **Activate** dst row (disconnect src from row buffer, connect dst copy data from row buffer to dst)


RowClone: Inter-Bank




Overlap the latency of the read and the write 1.9X latency reduction, 3.2X energy reduction

Generalized RowClone

0.01% area cost



RowClone: Fast Row Initialization




Fix a row at Zero (0.5% loss in capacity)


RowClone: Bulk Initialization

- Initialization with arbitrary data
 - Initialize one row
 - Copy the data to other rows
- Zero initialization (most common)
 - Reserve a row in each subarray (always zero)
 - Copy data from reserved row (FPM mode)
 - □ **6.0X** lower latency, **41.5X** lower DRAM energy
 - □ 0.2% loss in capacity


RowClone: Latency & Energy Benefits



Copy and Initialization in Workloads



RowClone: Application Performance



End-to-End System Design

Application

Operating System

ISA

Microarchitecture

DRAM (RowClone)


How to communicate occurrences of bulk copy/initialization across layers?

How to ensure cache coherence?

How to maximize latency and energy savings?

How to handle data reuse?

RowClone: Latency and Energy Savings



Seshadri et al., "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013.

More on RowClone

Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata
 Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Michael A.
 Kozuch, Phillip B. Gibbons, and Todd C. Mowry,

"RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization"

Proceedings of the <u>46th International Symposium on Microarchitecture</u> (**MICRO**), Davis, CA, December 2013. [<u>Slides (pptx) (pdf)</u>] [<u>Lightning Session Slides (pptx) (pdf)</u>] [<u>Poster (pptx) (pdf)</u>]

RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization


Vivek Seshadri Yoongu Kim Chris Fallin* Donghyuk Lee vseshadr@cs.cmu.edu yoongukim@cmu.edu cfallin@c1f.net donghyuk1@cmu.edu

Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo rachata@cmu.edu gpekhime@cs.cmu.edu yixinluo@andrew.cmu.edu

Onur Mutlu Phillip B. Gibbons† Michael A. Kozuch† Todd C. Mowry onur@cmu.edu phillip.b.gibbons@intel.com michael.a.kozuch@intel.com tcm@cs.cmu.edu

Carnegie Mellon University †Intel Pittsburgh

Memory as an Accelerator




Memory similar to a "conventional" accelerator

In-Memory Bulk Bitwise Operations

- We can support in-DRAM COPY, ZERO, AND, OR, NOT, MAJ
- At low cost
- Using analog computation capability of DRAM
 - Idea: activating multiple rows performs computation
- 30-60X performance and energy improvement
 - Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO 2017.

- New memory technologies enable even more opportunities
 - Memristors, resistive RAM, phase change mem, STT-MRAM, ...
 - Can operate on data with minimal movement

In-DRAM AND/OR: Triple Row Activation



In-DRAM Bulk Bitwise AND/OR Operation

- BULKAND A, B \rightarrow C
- Semantics: Perform a bitwise AND of two rows A and B and store the result in row C
- R0 reserved zero row, R1 reserved one row
- D1, D2, D3 Designated rows for triple activation
- 1. RowClone A into D1
- 2. RowClone B into D2
- 3. RowClone R0 into D3
- 4. ACTIVATE D1,D2,D3
- 5. RowClone Result into C

More on In-DRAM Bulk AND/OR

 Vivek Seshadri, Kevin Hsieh, Amirali Boroumand, Donghyuk Lee, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry,

"Fast Bulk Bitwise AND and OR in DRAM"

IEEE Computer Architecture Letters (CAL), April 2015.

Fast Bulk Bitwise AND and OR in DRAM

Vivek Seshadri*, Kevin Hsieh*, Amirali Boroumand*, Donghyuk Lee*, Michael A. Kozuch†, Onur Mutlu*, Phillip B. Gibbons†, Todd C. Mowry*

*Carnegie Mellon University †Intel Pittsburgh

In-DRAM NOT: Dual Contact Cell




Figure 5: A dual-contact cell connected to both ends of a sense amplifier

Idea:
Feed the
negated value
in the sense amplifier
into a special row

In-DRAM NOT Operation




Figure 5: Bitwise NOT using a dual contact capacitor



Performance: In-DRAM Bitwise Operations




Figure 9: Throughput of bitwise operations on various systems.




Energy of In-DRAM Bitwise Operations


	Design	not	and/or	nand/nor	xor/xnor
DRAM &	DDR3	93.7	137.9	137.9	137.9
Channel Energy	Ambit	1.6	3.2	4.0	5.5
(nJ/KB)	(\downarrow)	59.5X	43.9X	35.1X	25.1X

Table 3: Energy of bitwise operations. (\downarrow) indicates energy reduction of Ambit over the traditional DDR3-based design.

Ambit vs. DDR3: Performance and Energy




Bulk Bitwise Operations in Workloads



Example Data Structure: Bitmap Index

- Alternative to B-tree and its variants
- Efficient for performing range queries and joins
- Many bitwise operations to perform a query



Performance: Bitmap Index on Ambit




Figure 10: Bitmap index performance. The value above each bar indicates the reduction in execution time due to Ambit.

Performance: BitWeaving on Ambit

'select count(*) from T where c1 <= val <= c2'</pre>




Figure 11: Speedup offered by Ambit over baseline CPU with SIMD for BitWeaving

More on In-DRAM Bulk AND/OR

 Vivek Seshadri, Kevin Hsieh, Amirali Boroumand, Donghyuk Lee, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry,

"Fast Bulk Bitwise AND and OR in DRAM"

IEEE Computer Architecture Letters (CAL), April 2015.

Fast Bulk Bitwise AND and OR in DRAM

Vivek Seshadri*, Kevin Hsieh*, Amirali Boroumand*, Donghyuk Lee*, Michael A. Kozuch[†], Onur Mutlu*, Phillip B. Gibbons[†], Todd C. Mowry*

*Carnegie Mellon University [†]Intel Pittsburgh

More on Ambit

 Vivek Seshadri et al., "<u>Ambit: In-Memory Accelerator</u> for Bulk Bitwise Operations Using Commodity DRAM <u>Technology</u>," MICRO 2017.

Ambit: In-Memory Accelerator for Bulk Bitwise Operations
Using Commodity DRAM Technology

```
Vivek Seshadri^{1,5} Donghyuk Lee^{2,5} Thomas Mullins^{3,5} Hasan Hassan^4 Amirali Boroumand^5 Jeremie Kim^{4,5} Michael A. Kozuch^3 Onur Mutlu^{4,5} Phillip B. Gibbons^5 Todd C. Mowry^5
```

 1 Microsoft Research India 2 NVIDIA Research 3 Intel 4 ETH Zürich 5 Carnegie Mellon University

Challenge and Opportunity for Future

Computing Architectures with Minimal Data Movement

Challenge: Intelligent Memory Device

Does memory have to be dumb?

Agenda


- Major Trends Affecting Main Memory
- The Need for Intelligent Memory Controllers
 - Bottom Up: Push from Circuits and Devices
 - Top Down: Pull from Systems and Applications
- Processing in Memory: Two Directions
 - Minimally Changing Memory Chips
 - Exploiting 3D-Stacked Memory
- How to Enable Adoption of Processing in Memory
- Conclusion

Processing in Memory: Two Approaches

- 1. Minimally changing memory chips
- 2. Exploiting 3D-stacked memory

Opportunity: 3D-Stacked Logic+Memory





DRAM Landscape (circa 2015)

Segment	DRAM Standards & Architectures
Commodity	DDR3 (2007) [14]; DDR4 (2012) [18]
Low-Power	LPDDR3 (2012) [17]; LPDDR4 (2014) [20]
Graphics	GDDR5 (2009) [15]
Performance	eDRAM [28], [32]; RLDRAM3 (2011) [29]
3D-Stacked	WIO (2011) [16]; WIO2 (2014) [21]; MCDRAM (2015) [13]; HBM (2013) [19]; HMC1.0 (2013) [10]; HMC1.1 (2014) [11]
Academic	SBA/SSA (2010) [38]; Staged Reads (2012) [8]; RAIDR (2012) [27]; SALP (2012) [24]; TL-DRAM (2013) [26]; RowClone (2013) [37];
Academic	Half-DRAM (2014) [39]; Row-Buffer Decoupling (2014) [33]; SARP (2014) [6]; AL-DRAM (2015) [25]

Kim+, "Ramulator: A Flexible and Extensible DRAM Simulator", IEEE CAL 2015.

Two Key Questions in 3D-Stacked PIM

- How can we accelerate important applications if we use 3D-stacked memory as a coarse-grained accelerator?
 - what is the architecture and programming model?
 - what are the mechanisms for acceleration?

- What is the minimal processing-in-memory support we can provide?
 - without changing the system significantly
 - while achieving significant benefits

Graph Processing

Large graphs are everywhere (circa 2015)



36 Million Wikipedia Pages



1.4 Billion Facebook Users




300 Million Twitter Users



30 Billion Instagram Photos

Scalable large-scale graph processing is challenging




Key Bottlenecks in Graph Processing


```
for (v: graph.vertices) {
     for (w: v.successors) {
       w.next rank += weight * v.rank;
                       1. Frequent random memory accesses
                                   &w
 w.rank
w.next rank
                              weight * v.rank
 w.edges
            W
                              2. Little amount of computation
```

Tesseract System for Graph Processing

Interconnected set of 3D-stacked memory+logic chips with simple cores




Tesseract System for Graph Processing




Communications In Tesseract (I)

```
for (v: graph.vertices) {
   for (w: v.successors) {
      w.next_rank += weight * v.rank;
   }
}
```



Communications In Tesseract (II)

```
for (v: graph.vertices) {
   for (w: v.successors) {
      w.next_rank += weight * v.rank;
   }
}
```




Communications In Tesseract (III)

```
for (v: graph.vertices) {
                              Non-blocking Remote Function Call
  for (w: v.successors) {
    put(w.id, function() { w.next_rank += weight * v.rank; });
                                 Can be delayed
                                 until the nearest barrier
barrier();
                  Vault #1
                                               Vault #2
                                         put
                           &w
         V
                put
                                         put
                                                  W
                                         put
```


Remote Function Call (Non-Blocking)

- 1. Send function address & args to the remote core
- 2. Store the incoming message to the message queue
- Flush the message queue when it is full or a synchronization barrier is reached




put(w.id, function() { w.next_rank += value; })


Tesseract System for Graph Processing




Evaluated Systems




Tesseract Graph Processing Performance



Tesseract Graph Processing Performance




Effect of Bandwidth & Programming Model





Tesseract Graph Processing System Energy



SAFARI Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015.

Tesseract: Advantages & Disadvantages

Advantages

- + Specialized graph processing accelerator using PIM
- + Large system performance and energy benefits
- + Takes advantage of 3D stacking for an important workload

Disadvantages

- Changes a lot in the system
 - New programming model
 - Specialized Tesseract cores for graph processing
- Cost
- Scalability limited by off-chip links or graph partitioning

More on Tesseract

 Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,

"A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing"

Proceedings of the <u>42nd International Symposium on</u> <u>Computer Architecture</u> (**ISCA**), Portland, OR, June 2015. [Slides (pdf)] [Lightning Session Slides (pdf)]

A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing

Junwhan Ahn Sungpack Hong[§] Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungpack.hong@oracle.com, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr Seoul National University [§]Oracle Labs [†]Carnegie Mellon University

3D-Stacked PIM on Mobile Devices

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural</u> <u>Support for Programming Languages and Operating</u> <u>Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹ Saugata Ghose¹ Youngsok Kim² Rachata Ausavarungnirun¹ Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3} Aki Kuusela³ Allan Knies³ Parthasarathy Ranganathan³ Onur Mutlu^{5,1}

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu













Consumer Devices







Consumer devices are everywhere!

Energy consumption is a first-class concern in consumer devices



Popular Google Consumer Workloads



Chrome

Google's web browser



TensorFlow Mobile

Google's machine learning framework




Google's video codec



Google's video codec

Energy Cost of Data Movement

Ist key observation: 62.7% of the total system energy is spent on data movement



Potential solution: move computation close to data

Challenge: limited area and energy budget

Using PIM to Reduce Data Movement

2nd key observation: a significant fraction of the data movement often comes from simple functions

We can design lightweight logic to implement these <u>simple functions</u> in <u>memory</u>

Small embedded low-power core

PIM Core **Small fixed-function** accelerators



Offloading to PIM logic reduces energy and improves performance, on average, by 55.4% and 54.2%

Workload Analysis



Chrome

Google's web browser



TensorFlow Mobile

Google's machine learning framework




Google's video codec



Google's video codec

TensorFlow Mobile



57.3% of the inference energy is spent on data movement



54.4% of the data movement energy comes from packing/unpacking and quantization

Packing



Reorders elements of matrices to minimize cache misses during matrix multiplication



Up to 40% of the inference energy and 31% of inference execution time

Packing's data movement accounts for up to 35.3% of the inference energy

A simple data reorganization process that requires simple arithmetic

Quantization



Converts 32-bit floating point to 8-bit integers to improve inference execution time and energy consumption

Up to 16.8% of the inference energy and 16.1% of inference execution time

Majority of quantization energy comes from data movement

A simple data conversion operation that requires shift, addition, and multiplication operations

Quantization



Converts 32-bit floating point to 8-bit integers to improve

Based on our analysis, we conclude that:

- Both functions are good candidates for PIM execution
- It is feasible to implement them in PIM logic

inference execution time

A simple data conversion operation that requires shift, addition, and multiplication operations


Evaluation Methodology

- System Configuration (gem5 Simulator)
 - SoC: 4 OoO cores, 8-wide issue, 64 kB L1 cache,
 2MB L2 cache
 - PIM Core: I core per vault, I-wide issue, 4-wide SIMD,
 32kB L1 cache
 - 3D-Stacked Memory: 2GB cube, 16 vaults per cube
 - Internal Bandwidth: 256GB/S
 - Off-Chip Channel Bandwidth: 32 GB/s
 - Baseline Memory: LPDDR3, 2GB, FR-FCFS scheduler
- We study each target in isolation and emulate each separately and run them in our simulator

40

Normalized Energy






77.7% and 82.6% of energy reduction for texture tiling and packing comes from eliminating data movement

PIM core and PIM accelerator reduces energy consumption on average by 49.1% and 55.4%

4 I

Normalized Runtime



Offloading these kernels to PIM core and PIM accelerator improves performance on average by 44.6% and 54.2%

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu

ASPLOS 2018

SAFARI



Carnegie Mellon







More on PIM for Mobile Devices

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks


Amirali Boroumand¹ Rachata Ausavarungnirun¹ Aki Kuusela³ Allan Knies³

Saugata Ghose¹ Youngsok Kim²

Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3}

Parthasarathy Ranganathan³ Onur Mutlu^{5,1}

Truly Distributed GPU Processing with PIM?



void applyScaleFactorsKernel(uint8_T * const out, uint8_T const * const in, const double *factor, size t const numRows, size t const numCols)

Accelerating GPU Execution with PIM (I)

Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems"

Proceedings of the <u>43rd International Symposium on Computer</u>
<u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016.
[Slides (poty) (pdf)]

[Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems

Kevin Hsieh[‡] Eiman Ebrahimi[†] Gwangsun Kim* Niladrish Chatterjee[†] Mike O'Connor[†] Nandita Vijaykumar[‡] Onur Mutlu^{§‡} Stephen W. Keckler[†]
[‡]Carnegie Mellon University [†]NVIDIA *KAIST [§]ETH Zürich

Accelerating GPU Execution with PIM (II)

Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K.
 Mishra, Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das,
 "Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities"

Proceedings of the <u>25th International Conference on Parallel</u>
<u>Architectures and Compilation Techniques</u> (**PACT**), Haifa, Israel,
September 2016.

Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities

Ashutosh Pattnaik¹ Xulong Tang¹ Adwait Jog² Onur Kayıran³ Asit K. Mishra⁴ Mahmut T. Kandemir¹ Onur Mutlu^{5,6} Chita R. Das¹

¹Pennsylvania State University ²College of William and Mary ³Advanced Micro Devices, Inc. ⁴Intel Labs ⁵ETH Zürich ⁶Carnegie Mellon University

Accelerating Linked Data Structures

Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu,
 "Accelerating Pointer Chasing in 3D-Stacked Memory:
 Challenges, Mechanisms, Evaluation"
 Proceedings of the 34th IEEE International Conference on Computer
 Design (ICCD), Phoenix, AZ, USA, October 2016.

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh[†] Samira Khan[‡] Nandita Vijaykumar[†] Kevin K. Chang[†] Amirali Boroumand[†] Saugata Ghose[†] Onur Mutlu^{§†} [†] Carnegie Mellon University [‡] University of Virginia [§] ETH Zürich

Accelerating Dependent Cache Misses

Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt,
 "Accelerating Dependent Cache Misses with an Enhanced Memory Controller"

Proceedings of the <u>43rd International Symposium on Computer</u>
<u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016.

[Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Accelerating Dependent Cache Misses with an Enhanced Memory Controller

Milad Hashemi*, Khubaib[†], Eiman Ebrahimi[‡], Onur Mutlu[§], Yale N. Patt*

*The University of Texas at Austin †Apple ‡NVIDIA §ETH Zürich & Carnegie Mellon University

Two Key Questions in 3D-Stacked PIM

- How can we accelerate important applications if we use 3D-stacked memory as a coarse-grained accelerator?
 - what is the architecture and programming model?
 - what are the mechanisms for acceleration?

- What is the minimal processing-in-memory support we can provide?
 - without changing the system significantly
 - while achieving significant benefits

PEI: PIM-Enabled Instructions (Ideas)

- Goal: Develop mechanisms to get the most out of near-data processing with minimal cost, minimal changes to the system, no changes to the programming model
- Key Idea 1: Expose each PIM operation as a cache-coherent, virtually-addressed host processor instruction (called PEI) that operates on only a single cache block
 - \circ e.g., __pim_add(&w.next_rank, value) \rightarrow pim.add r1, (r2)
 - No changes sequential execution/programming model
 - No changes to virtual memory
 - Minimal changes to cache coherence
 - No need for data mapping: Each PEI restricted to a single memory module
- Key Idea 2: Dynamically decide where to execute a PEI (i.e., the host processor or PIM accelerator) based on simple locality characteristics and simple hardware predictors
 - Execute each operation at the location that provides the best performance

Simple PIM Operations as ISA Extensions (II)


```
for (v: graph.vertices) {
  value = weight * v.rank;
  for (w: v.successors) {
    w.next rank += value;
                                             Main Memory
      Host Processor
        w.next rank
                                              w.next rank
                           64 bytes in
                          64 bytes out
```

Conventional Architecture

Simple PIM Operations as ISA Extensions (III)

```
for (v: graph.vertices) {
  value = weight * v.rank;
                                                   pim.add r1, (r2)
  for (w: v.successors) {
       pim_add(&w.next_rank, value);
                                             Main Memory
      Host Processor
                                               w.next rank
           value
                            8 bytes in
                           0 bytes out
```

Always Executing in Memory? Not A Good Idea



PEI: PIM-Enabled Instructions (Example)


```
for (v: graph.vertices) {
   value = weight * v.rank;
                                                                        pim.add r1, (r2)
   for (w: v.successors) {
          pim add(&w.next rank, value);
                                                                Table 1: Summary of Supported PIM Operations
                                                            Operation
                                                                                            Output Applications
                                                                               R W
                                                                                     Input
                        pfence
                                                            8-byte integer increment O O
                                                                                     0 bytes
                                                                                            0 bytes AT
pfence();
                                                            8-byte integer min
                                                                                     8 bytes
                                                                                            0 bytes BFS, SP, WCC
                                                                               O
                                                            Floating-point add
                                                                               O
                                                                                     8 bytes
                                                                                            0 bytes PR
                                                            Hash table probing
                                                                                     8 bytes
                                                                                            9 bytes HJ
                                                            Histogram bin index
                                                                                     1 byte 16 bytes HG, RP
                                                            Euclidean distance
                                                                               O X 64 bytes
                                                                                            4 bytes SC
                                                            Dot product
                                                                               O X 32 bytes
                                                                                            8 bytes SVM
```

- Executed either in memory or in the processor: dynamic decision
 - Low-cost locality monitoring for a single instruction
- Cache-coherent, virtually-addressed, single cache block only
- Atomic between different PEIs
- Not atomic with normal instructions (use pfence for ordering)

PIM-Enabled Instructions

- Key to practicality: single-cache-block restriction
 - Each PEI can access at most one last-level cache block
 - Similar restrictions exist in atomic instructions
- Benefits
 - Localization: each PEI is bounded to one memory module
 - Interoperability: easier support for cache coherence and virtual memory
 - Simplified locality monitoring: data locality of PEIs can be identified simply by the cache control logic

Example (Abstract) PEI uArchitecture



Example PEI uArchitecture

PEI: Initial Evaluation Results

- Initial evaluations with 10 emerging data-intensive workloads
 - Large-scale graph processing
 - In-memory data analytics
 - Machine learning and data mining
 - Three input sets (small, medium, large)
 for each workload to analyze the impact of data locality

Table 2: Baseline Simulation Configuration	
Component	Configuration
Core	16 out-of-order cores, 4 GHz, 4-issue
L1 I/D-Cache	Private, 32 KB, 4/8-way, 64 B blocks, 16 MSHRs
L2 Cache	Private, 256 KB, 8-way, 64 B blocks, 16 MSHRs
L3 Cache	Shared, 16 MB, 16-way, 64 B blocks, 64 MSHRs
On-Chip Network	Crossbar, 2 GHz, 144-bit links
Main Memory	32 GB, 8 HMCs, daisy-chain (80 GB/s full-duplex)
HMC	4 GB, 16 vaults, 256 DRAM banks [20]
- DRAM	FR-FCFS, $tCL = tRCD = tRP = 13.75 \text{ ns}$ [27]
 Vertical Links 	64 TSVs per vault with 2 Gb/s signaling rate [23]

Pin-based cycle-level x86-64 simulation

Performance Improvement and Energy Reduction:


- 47% average speedup with large input data sets
- 32% speedup with small input data sets
- 25% avg. energy reduction in a single node with large input data sets

Evaluated Data-Intensive Applications


- Ten emerging data-intensive workloads
 - Large-scale graph processing
 - Average teenage follower, BFS, PageRank, single-source shortest path, weakly connected components
 - In-memory data analytics
 - Hash join, histogram, radix partitioning
 - Machine learning and data mining
 - Streamcluster, SVM-RFE
- Three input sets (small, medium, large) for each workload to show the impact of data locality

PEI Performance Delta: Large Data Sets






PEI Performance: Large Data Sets




PEI Performance Delta: Small Data Sets






PEI Performance: Small Data Sets






PEI Performance Delta: Medium Data Sets







PEI Energy Consumption





PEI: Advantages & Disadvantages

Advantages

- + Simple and low cost approach to PIM
- + No changes to programming model, virtual memory
- + Dynamically decides where to execute an instruction

Disadvantages

- Does not take full advantage of PIM potential
 - Single cache block restriction is limiting

Simpler PIM: PIM-Enabled Instructions

Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,
 "PIM-Enabled Instructions: A Low-Overhead,
 Locality-Aware Processing-in-Memory Architecture"
 Proceedings of the <u>42nd International Symposium on</u>
 Computer Architecture (ISCA), Portland, OR, June 2015.
 [Slides (pdf)] [Lightning Session Slides (pdf)]

PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture

Junwhan Ahn Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr

Seoul National University †Carnegie Mellon University

Automatic Code and Data Mapping

Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems"

Proceedings of the <u>43rd International Symposium on Computer</u>
<u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016.
[Slides (ppty) (pdf)]

[Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems

Kevin Hsieh[‡] Eiman Ebrahimi[†] Gwangsun Kim* Niladrish Chatterjee[†] Mike O'Connor[†] Nandita Vijaykumar[‡] Onur Mutlu^{§‡} Stephen W. Keckler[†]
[‡]Carnegie Mellon University [†]NVIDIA *KAIST [§]ETH Zürich

Automatic Offloading of Critical Code

Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt,
 "Accelerating Dependent Cache Misses with an Enhanced Memory Controller"

Proceedings of the <u>43rd International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016. [Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Accelerating Dependent Cache Misses with an Enhanced Memory Controller

Milad Hashemi*, Khubaib[†], Eiman Ebrahimi[‡], Onur Mutlu[§], Yale N. Patt*

*The University of Texas at Austin †Apple ‡NVIDIA §ETH Zürich & Carnegie Mellon University

Automatic Offloading of Prefetch Mechanisms

Milad Hashemi, Onur Mutlu, and Yale N. Patt,
 "Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads"
 Proceedings of the 49th International Symposium on Microarchitecture (MICRO), Taipei, Taiwan, October 2016.
 [Slides (pptx) (pdf)] [Lightning Session Slides (pdf)] [Poster (pptx) (pdf)]

Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads

Milad Hashemi*, Onur Mutlu§, Yale N. Patt*

*The University of Texas at Austin §ETH Zürich

Efficient Automatic Data Coherence Support

Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu,
 "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"
 IEEE Computer Architecture Letters (CAL), June 2016.

1222 Compacer 7 II Cinicoccare Leccore (Cr. 12) Janie 2010.

LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory

Amirali Boroumand[†], Saugata Ghose[†], Minesh Patel[†], Hasan Hassan[†], Brandon Lucia[†], Kevin Hsieh[†], Krishna T. Malladi^{*}, Hongzhong Zheng^{*}, and Onur Mutlu[‡],

† Carnegie Mellon University * Samsung Semiconductor, Inc. § TOBB ETÜ [‡] ETH Zürich

Challenge and Opportunity for Future

Fundamentally **Energy-Efficient** (Data-Centric) Computing Architectures

Challenge and Opportunity for Future

Fundamentally Low-Latency (Data-Centric) Computing Architectures

Challenge and Opportunity for Future

Computing Architectures with Minimal Data Movement

Agenda

- Major Trends Affecting Main Memory
- The Need for Intelligent Memory Controllers
 - Bottom Up: Push from Circuits and Devices
 - Top Down: Pull from Systems and Applications
- Processing in Memory: Two Directions
 - Minimally Changing Memory Chips
 - Exploiting 3D-Stacked Memory
- How to Enable Adoption of Processing in Memory
- Conclusion


Eliminating the Adoption Barriers

How to Enable Adoption of Processing in Memory

Barriers to Adoption of PIM


- 1. Functionality of and applications for PIM
- 2. Ease of programming (interfaces and compiler/HW support)
- 3. System support: coherence & virtual memory
- 4. Runtime systems for adaptive scheduling, data mapping, access/sharing control
- 5. Infrastructures to assess benefits and feasibility

We Need to Revisit the Entire Stack




Key Challenge 1: Code Mapping

• Challenge 1: Which operations should be executed in memory vs. in CPU?



Key Challenge 2: Data Mapping

 Challenge 2: How should data be mapped to different 3D memory stacks?



How to Do the Code and Data Mapping?

Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems"

Proceedings of the <u>43rd International Symposium on Computer</u>
<u>Architecture</u> (**ISCA**), Seoul, South Korea, June 2016.

[Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems

Kevin Hsieh[‡] Eiman Ebrahimi[†] Gwangsun Kim* Niladrish Chatterjee[†] Mike O'Connor[†] Nandita Vijaykumar[‡] Onur Mutlu^{§‡} Stephen W. Keckler[†] [‡]Carnegie Mellon University [†]NVIDIA *KAIST [§]ETH Zürich

How to Schedule Code?

Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K.
 Mishra, Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das,
 "Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities"


Proceedings of the <u>25th International Conference on Parallel</u>
<u>Architectures and Compilation Techniques</u> (**PACT**), Haifa, Israel,
September 2016.

Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities

Ashutosh Pattnaik¹ Xulong Tang¹ Adwait Jog² Onur Kayıran³ Asit K. Mishra⁴ Mahmut T. Kandemir¹ Onur Mutlu^{5,6} Chita R. Das¹

¹Pennsylvania State University ²College of William and Mary ³Advanced Micro Devices, Inc. ⁴Intel Labs ⁵ETH Zürich ⁶Carnegie Mellon University

Challenge: Coherence for Hybrid CPU-PIM Apps



How to Maintain Coherence?

 Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu, "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"

IEEE Computer Architecture Letters (CAL), June 2016.

LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory

Amirali Boroumand[†], Saugata Ghose[†], Minesh Patel[†], Hasan Hassan[†], Brandon Lucia[†], Kevin Hsieh[†], Krishna T. Malladi^{*}, Hongzhong Zheng^{*}, and Onur Mutlu[‡],

† Carnegie Mellon University * Samsung Semiconductor, Inc. § TOBB ETÜ [‡] ETH Zürich

How to Support Virtual Memory?

Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu,
 "Accelerating Pointer Chasing in 3D-Stacked Memory:
 Challenges, Mechanisms, Evaluation"
 Proceedings of the 34th IEEE International Conference on Computer
 Design (ICCD), Phoenix, AZ, USA, October 2016.

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh[†] Samira Khan[‡] Nandita Vijaykumar[†] Kevin K. Chang[†] Amirali Boroumand[†] Saugata Ghose[†] Onur Mutlu^{§†} [†] Carnegie Mellon University [‡] University of Virginia [§] ETH Zürich

How to Design Data Structures for PIM?

Zhiyu Liu, Irina Calciu, Maurice Herlihy, and Onur Mutlu,
 "Concurrent Data Structures for Near-Memory Computing"
 Proceedings of the 29th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA), Washington, DC, USA, July 2017.
 [Slides (pptx) (pdf)]

Concurrent Data Structures for Near-Memory Computing

Zhiyu Liu
Computer Science Department
Brown University
zhiyu_liu@brown.edu

Maurice Herlihy
Computer Science Department
Brown University
mph@cs.brown.edu

Irina Calciu VMware Research Group icalciu@vmware.com

Onur Mutlu
Computer Science Department
ETH Zürich
onur.mutlu@inf.ethz.ch

Simulation Infrastructures for PIM

- Ramulator extended for PIM
 - Flexible and extensible DRAM simulator
 - Can model many different memory standards and proposals
 - Kim+, "Ramulator: A Flexible and Extensible DRAM Simulator", IEEE CAL 2015.
 - https://github.com/CMU-SAFARI/ramulator

Ramulator: A Fast and Extensible DRAM Simulator


Yoongu Kim¹ Weikun Yang^{1,2} Onur Mutlu¹
¹Carnegie Mellon University ²Peking University

An FPGA-based Test-bed for PIM?

 Hasan Hassan et al., <u>SoftMC: A</u>
 Flexible and Practical Open Source Infrastructure for
 Enabling Experimental DRAM
 Studies HPCA 2017.



- Easy to Use (C++ API)
- Open-source
 qithub.com/CMU-SAFARI/SoftMC



New Applications and Use Cases for PIM

Jeremie S. Kim, Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies" <u>BMC Genomics</u>, 2018.

Proceedings of the <u>16th Asia Pacific Bioinformatics Conference</u> (**APBC**), Yokohama, Japan, January 2018. arxiv.org Version (pdf)

GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies

Jeremie S. Kim^{1,6*}, Damla Senol Cali¹, Hongyi Xin², Donghyuk Lee³, Saugata Ghose¹, Mohammed Alser⁴, Hasan Hassan⁶, Oguz Ergin⁵, Can Alkan^{4*} and Onur Mutlu^{6,1*}

From The Sixteenth Asia Pacific Bioinformatics Conference 2018 Yokohama, Japan. 15-17 January 2018

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu















Genome Read In-Memory (GRIM) Filter:

Fast Seed Location Filtering in DNA Read Mapping using Processing-in-Memory Technologies

Jeremie Kim,

Damla Senol, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu









Executive Summary

- Genome Read Mapping is a very important problem and is the first step in many types of genomic analysis
 - Could lead to improved health care, medicine, quality of life
- Read mapping is an approximate string matching problem
 - □ Find the best fit of 100 character strings into a 3 billion character dictionary
 - Alignment is currently the best method for determining the similarity between two strings, but is very expensive
- We propose an in-memory processing algorithm GRIM-Filter for accelerating read mapping, by reducing the number of required alignments
- We implement GRIM-Filter using in-memory processing within 3D-stacked memory and show up to 3.7x speedup.

GRIM-Filter in 3D-stacked DRAM





Figure 7: Left block: GRIM-Filter bitvector layout within a DRAM bank. Center block: 3D-stacked DRAM with tightly integrated logic layer stacked underneath with TSVs for a high intra-DRAM data transfer bandwidth. Right block: Custom GRIM-Filter logic placed in the logic layer.


- The layout of bit vectors in a bank enables filtering many bins in parallel
- Customized logic for accumulation and comparison per genome segment
 - Low area overhead, simple implementation

GRIM-Filter Performance



1.8x-3.7x performance benefit across real data sets

GRIM-Filter False Positive Rate



5.6x-6.4x False Positive reduction across real data sets

Conclusions

- We propose an in memory filter algorithm to accelerate endto-end genome read mapping by reducing the number of required alignments
- Compared to the previous best filter
 - □ We observed 1.8x-3.7x speedup
 - We observed 5.6x-6.4x fewer false positives
- GRIM-Filter is a universal filter that can be applied to any genome read mapper

In-Memory DNA Sequence Analysis

Jeremie S. Kim, Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies" <u>BMC Genomics</u>, 2018.

Proceedings of the <u>16th Asia Pacific Bioinformatics Conference</u> (**APBC**), Yokohama, Japan, January 2018. arxiv.org Version (pdf)

GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies

Jeremie S. Kim^{1,6*}, Damla Senol Cali¹, Hongyi Xin², Donghyuk Lee³, Saugata Ghose¹, Mohammed Alser⁴, Hasan Hassan⁶, Oguz Ergin⁵, Can Alkan^{4*} and Onur Mutlu^{6,1*}

From The Sixteenth Asia Pacific Bioinformatics Conference 2018 Yokohama, Japan. 15-17 January 2018

Open Problems: PIM Adoption

Enabling the Adoption of Processing-in-Memory: Challenges, Mechanisms, Future Research Directions

SAUGATA GHOSE, KEVIN HSIEH, AMIRALI BOROUMAND, RACHATA AUSAVARUNGNIRUN

Carnegie Mellon University

ONUR MUTLU

ETH Zürich and Carnegie Mellon University

https://arxiv.org/pdf/1802.00320.pdf

Enabling the Paradigm Shift

Computer Architecture Today

- You can revolutionize the way computers are built, if you understand both the hardware and the software (and change each accordingly)
- You can invent new paradigms for computation, communication, and storage
- Recommended book: Thomas Kuhn, "The Structure of Scientific Revolutions" (1962)
 - Pre-paradigm science: no clear consensus in the field
 - Normal science: dominant theory used to explain/improve things (business as usual); exceptions considered anomalies
 - Revolutionary science: underlying assumptions re-examined

Computer Architecture Today

You can revolutionize the way computers are built, if you

understand boti change each ac


You can ir communid

Recomme Scientific I

Pre-para

Normal things (t

Revoluti





ure of

eld improve anomalies examined

Agenda

- Major Trends Affecting Main Memory
- The Need for Intelligent Memory Controllers
 - Bottom Up: Push from Circuits and Devices
 - Top Down: Pull from Systems and Applications
- Processing in Memory: Two Directions
 - Minimally Changing Memory Chips
 - Exploiting 3D-Stacked Memory
- How to Enable Adoption of Processing in Memory
- Conclusion

Four Key Directions

Fundamentally Secure/Reliable/Safe Architectures

Fundamentally Energy-Efficient Architectures

Memory-centric (Data-centric) Architectures

Fundamentally Low-Latency Architectures

Architectures for Genomics, Medicine, Health

Maslow's Hierarchy of Needs, A Third Time

Maslow, "A Theory of Human Motivation," Psychological Review, 1943. Self-fulfillment Selfneeds Maslow, "Motivation and Personality," actualization: Book, 1954-1970. **Speed** prestige a Speed Psychological needs Belongi Speed Speed **Speed** Basic needs Speed st

Challenge and Opportunity for Future

Fundamentally **Energy-Efficient** (Data-Centric) Computing Architectures

Challenge and Opportunity for Future

Fundamentally Low-Latency (Data-Centric) Computing Architectures


Challenge and Opportunity for Future

Computing Architectures with Minimal Data Movement

PIM: Concluding Remarks

A Quote from A Famous Architect

"architecture [...] based upon principle, and not upon precedent"



Precedent-Based Design?

"architecture [...] based upon principle, and not upon precedent"




Principled Design

"architecture [...] based upon principle, and not upon precedent"



172



The Overarching Principle

Organic architecture

From Wikipedia, the free encyclopedia


Organic architecture is a philosophy of architecture which promotes harmony between human habitation and the natural world through design approaches so sympathetic and well integrated with its site, that buildings, furnishings, and surroundings become part of a unified, interrelated composition.

A well-known example of organic architecture is Fallingwater, the residence Frank Lloyd Wright designed for the Kaufmann family in rural Pennsylvania. Wright had many choices to locate a home on this large site, but chose to place the home directly over the waterfall and creek creating a close, yet noisy dialog with the rushing water and the steep site. The horizontal striations of stone masonry with daring cantilevers of colored beige concrete blend with native rock outcroppings and the wooded environment.

Another Example: Precedent-Based Design



Principled Design



Another Principled Design



Another Principled Design



Principle Applied to Another Structure





179

Source: By 準建築人手札網站 Forgemind ArchiMedia - Flickr: IMG_2489.JPG, CC BY 2.0, FOR SOURCE: A SOURC

The Overarching Principle

Zoomorphic architecture

From Wikipedia, the free encyclopedia

Zoomorphic architecture is the practice of using animal forms as the inspirational basis and blueprint for architectural design. "While animal forms have always played a role adding some of the deepest layers of meaning in architecture, it is now becoming evident that a new strand of biomorphism is emerging where the meaning derives not from any specific representation but from a more general allusion to biological processes."^[1]

Some well-known examples of Zoomorphic architecture can be found in the TWA Flight Center building in New York City, by Eero Saarinen, or the Milwaukee Art Museum by Santiago Calatrava, both inspired by the form of a bird's wings.^[3]

Overarching Principle for Computing?



Concluding Remarks


- It is time to design principled system architectures to solve the memory problem
- Design complete systems to be balanced, high-performance, and energy-efficient, i.e., data-centric (or memory-centric)
- Enable computation capability inside and close to memory
- This can
 - Lead to orders-of-magnitude improvements
 - Enable new applications & computing platforms
 - Enable better understanding of nature
 - **...**

The Future of Processing in Memory is Bright

- Regardless of challenges
 - in underlying technology and overlying problems/requirements

Can enable:

- Orders of magnitude improvements
- New applications and computing systems



Yet, we have to

- Think across the stack
- Design enabling systems

If In Doubt, See Other Doubtful Technologies

- A very "doubtful" emerging technology
 - for at least two decades



Proceedings of the IEEE, Sept. 2017

Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.

By Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu



For Some Open Problems, See

Enabling the Adoption of Processing-in-Memory: Challenges, Mechanisms, Future Research Directions

SAUGATA GHOSE, KEVIN HSIEH, AMIRALI BOROUMAND, RACHATA AUSAVARUNGNIRUN

Carnegie Mellon University

ONUR MUTLU

ETH Zürich and Carnegie Mellon University

https://arxiv.org/pdf/1802.00320.pdf

Memory Systems

Fundamentals, Recent Research, Challenges, Opportunities

Lecture 3: Processing-in-Memory

Prof. Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

8 October 2018

Technion Fast Course 2018





Carnegie Mellon

Backup Slides

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu













Consumer Devices







Consumer devices are everywhere!

Energy consumption is a first-class concern in consumer devices



Popular Google Consumer Workloads



Chrome

Google's web browser



TensorFlow Mobile

Google's machine learning framework




Google's video codec



Google's video codec

Energy Cost of Data Movement

Ist key observation: 62.7% of the total system energy is spent on data movement



Processing-in-Memory (PIM)

Potential solution: move computation close to data

Challenge: limited area and energy budget

Using PIM to Reduce Data Movement

2nd key observation: a significant fraction of data movement often comes from simple functions

We can design lightweight logic to implement these <u>simple functions</u> in <u>memory</u>

Small embedded low-power core

PIM Core Small fixed-function accelerators



Offloading to PIM logic reduces energy by 55.4% and improves performance by 54.2% on average

Goals

1 Understand the data movement related bottlenecks in modern consumer workloads

2 Analyze opportunities to mitigate data movement by using processing-in-memory (PIM)

Design PIM logic that can maximize energy efficiency given the limited area and energy budget in consumer devices

193


Outline

- Introduction
- Background
- Analysis Methodology
- Workload Analysis
- Evaluation
- Conclusion

194

Potential Solution to Address Data Movement

- Processing-in-Memory (PIM)
 - A potential solution to reduce data movement
 - Idea: move computation close to data
 - **✓** Reduces data movement
 - **✓** Exploits large in-memory bandwidth
 - **✓** Exploits shorter access latency to memory
- Enabled by recent advances in 3D-stacked memory




Outline


- Introduction
- Background
- Analysis Methodology
- Workload Analysis
- Evaluation
- Conclusion

Workload Analysis Methodology

- Workload Characterization
 - Chromebook with an
 Intel Celeron SoC and 2GB of DRAM
 - Extensively use performance counters within SoC
- Energy Model
 - Sum of the energy consumption within the CPU, all caches, off-chip interconnects, and DRAM



PIM Logic Implementation



No aggressive ILP techniques 256-bit SIMD unit

Multiple copies of customized in-memory logic unit

Workload Analysis



Chrome

Google's web browser



TensorFlow

Google's machine learning framework



Google's video codec



Google's video Codec

Workload Analysis



Chrome

Google's web browser



TensorFlow

Google's machine learning framework




Google's video codec




Google's video codec

How Chrome Renders a Web Page



How Chrome Renders a Web Page



A*FARI*


Browser Analysis

- To satisfy user experience, the browser must provide:
 - Fast loading of webpages
 - Smooth scrolling of webpages
 - Quick switching between browser tabs
- We focus on two important user interactions:
 - I) Page Scrolling
 - 2) Tab Switching
 - Both include page loading

Scrolling


What Does Happen During Scrolling?

rasterization uses color blitters to convert the <u>basic primitives</u> into <u>bitmaps</u>



to minimize cache misses
during compositing, the graphics driver
reorganizes the bitmaps


Scrolling Energy Analysis




41.9% of page scrolling energy is spent on texture tiling and color blitting

SAFARI STATE OF THE STATE OF TH

Scrolling a Google Docs Web Page




A significant portion of total data movement comes from texture tiling and color blitting



37.7% of total system energy


SAFAR

Scrolling a Google Docs Web Page




Can we use PIM to mitigate the data movement cost for texture tiling and color blitting?

A significant portion of total data movement comes from texture tiling and color blitting



37.7% of total system energy

Can We Use PIM for Texture Tiling?



Texture tiling is a good candidate for PIM execution

<u> 22</u>

Can We Implement Texture Tiling in PIM Logic?



Requires simple primitives: memcopy, bitwise operations, and simple arithmetic operations

PIM Core

9.4% of the area available for PIM logic

PIM Accelerator

7.1% of the area available for PIM logic

PIM core and PIM accelerator are feasible to implement in-memory Texture Tiling

Color Blitting Analysis

Generates a large amount of data movement

Accounts for 19.1% of the total system energy during scrolling

Color blitting is a good candidate for PIM execution

Requires low-cost operations:

Memset, simple arithmetic, and shift operations

It is feasible to implement color blitting in PIM core and PIM accelerator

AFARI 24

Scrolling Wrap Up

Texture tiling and color blitting account for a significant portion (41.9%) of energy consumption

37.7% of total system energy goes to data movement generated by these functions

Both functions can benefit significantly from PIM execution


2 Both functions are feasible to implement as PIM logic

SAFARI

Tab Switching

What Happens During Tab Switching?

- Chrome employs a multi-process architecture
 - Each tab is a <u>separate process</u>




- Main operations during tab switching:
 - Context switch
 - Load the new page

Memory Consumption

- Primary concerns during tab switching:
 - How fast a new tab loads and becomes interactive
 - Memory consumption

Chrome uses compression to reduce each tab's memory footprint



SAFARI 2


Data Movement Study

 To study data movement during tab switching, we emulate a user switching through 50 tabs

We make two key observations:

- Compression and decompression contribute to 18.1% of the total system energy
- 19.6 GB of data moves between CPU and ZRAM

Can We Use PIM to Mitigate the Cost?



PIM core and PIM accelerator are feasible to implement in-memory compression/decompression

Tab Switching Wrap Up

A large amount of data movement happens during tab switching as Chrome attempts to compress and decompress tabs

Both functions can benefit from PIM execution and can be implemented as PIM logic

Workload Analysis



Chrome

Google's web browser



TensorFlow

Google's machine learning framework



Google's video codec



Google's video codec

Workload Analysis



Chrome

Google's web browser



TensorFlow

Google's machine learning framework




Google's video codec



Google's video codec

TensorFlow Mobile



57.3% of the inference energy is spent on data movement



54.4% of the data movement energy comes from packing/unpacking and quantization

Packing



Reorders elements of matrices to minimize cache misses during matrix multiplication



Up to 40% of the inference energy and 31% of inference execution time

Packing's data movement accounts for up to 35.3% of the inference energy

A simple data reorganization process that requires simple arithmetic

Quantization



Converts 32-bit floating point to 8-bit integers to improve inference execution time and energy consumption

Up to 16.8% of the inference energy and 16.1% of inference execution time

Majority of quantization energy comes from data movement

A simple data conversion operation that requires shift, addition, and multiplication operations

Quantization



Converts 32-bit floating point to 8-bit integers to improve

Based on our analysis, we conclude that:


- Both functions are good candidates for PIM execution
- It is feasible to implement them in PIM logic

inference execution time

A simple data conversion operation that requires shift, addition, and multiplication operations

Video Playback and Capture





Majority of energy is spent on data movement

Majority of data movement comes from simple functions in decoding and encoding pipelines

38

Outline

- Introduction
- Background
- Analysis Methodology
- Workload Analysis
- Evaluation
- Conclusion

226


Evaluation Methodology

- System Configuration (gem5 Simulator)
 - SoC: 4 OoO cores, 8-wide issue, 64 kB L1 cache,
 2MB L2 cache
 - PIM Core: I core per vault, I-wide issue, 4-wide SIMD,
 32kB L1 cache
 - 3D-Stacked Memory: 2GB cube, 16 vaults per cube
 - Internal Bandwidth: 256GB/S
 - Off-Chip Channel Bandwidth: 32 GB/s
 - Baseline Memory: LPDDR3, 2GB, FR-FCFS scheduler
- We study each target in isolation and emulate each separately and run them in our simulator

40

Normalized Energy






77.7% and 82.6% of energy reduction for texture tiling and packing comes from eliminating data movement

PIM core and PIM accelerator reduces energy consumption on average by 49.1% and 55.4%

4 I

Normalized Runtime



Offloading these kernels to PIM core and PIM accelerator improves performance on average by 44.6% and 54.2%

Conclusion

- Energy consumption is a major challenge in consumer devices
- We conduct an in-depth analysis of popular Google consumer workloads
 - 62.7% of the total system energy is spent on data movement
 - Most of the data movement comes from <u>simple functions</u> that consist of <u>simple operations</u>
- We use PIM to reduce data movement cost
 - We design lightweight logic to implement simple operations in DRAM





- Reduces total energy by 55.4% on average
- Reduces execution time by 54.2% on average

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu





Carnegie Mellon







3D-Stacked PIM on Mobile Devices

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural</u> <u>Support for Programming Languages and Operating</u> <u>Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹ Saugata Ghose¹ Youngsok Kim² Rachata Ausavarungnirun¹ Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3} Aki Kuusela³ Allan Knies³ Parthasarathy Ranganathan³ Onur Mutlu^{5,1}

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh

Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, Onur Mutlu










Executive Summary

- Our Goal: Accelerating pointer chasing inside main memory
- Challenges: Parallelism challenge and Address translation challenge
- Our Solution: In-Memory PoInter Chasing Accelerator (IMPICA)
 - Address-access decoupling: enabling parallelism in the accelerator with low cost
 - IMPICA page table: low cost page table structure
- Key Results:
 - 1.2X 1.9X speedup for pointer chasing operations, +16% database throughput
 - 6% 41% reduction in energy consumption


Linked Data Structures

• Linked data structures are widely used in many important applications



The Problem: Pointer Chasing


 Traversing linked data structures requires chasing pointers




Serialized and irregular access pattern 6X cycles per instruction in real workloads

Our Goal

Accelerating pointer chasing inside main memory






Outline


- Motivation and Our Approach
- Parallelism Challenge
- IMPICA Core Architecture
- Address Translation Challenge
- IMPICA Page Table
- Evaluation
- Conclusion

Parallelism Challenge



Parallelism Challenge and Opportunity


 A simple in-memory accelerator can still be slower than multiple CPU cores




 Opportunity: a pointer-chasing accelerator spends a long time waiting for memory

Comp Memory access (10-15X of Comp) Comp

Our Solution: Address-Access Decoupling



IMPICA Core Architecture



Outline

- Motivation and Our Approach
- Parallelism Challenge
- IMPICA Core Architecture
- Address Translation Challenge
- IMPICA Page Table
- Evaluation
- Conclusion

Address Translation Challenge





PML4

compatibility issue

PDPT PGD PGT 29


Page table walk

Our Solution: IMPICA Page Table


 Completely decouple the page table of IMPICA from the page table of the CPUs

IMPPOAR Aggg & a Tallelle

Map linked data structure into IMPICA regions IMPICA page table is a partial-to-any mapping



IMPICA Page Table: Mechanism



Outline

- Motivation and Our Approach
- Parallelism Challenge
- IMPICA Core Architecture
- Address Translation Challenge
- IMPICA Page Table
- Evaluation
- Conclusion

Evaluated Workloads


- Microbenchmarks
 - Linked list (from Olden benchmark)
 - Hash table (from Memcached)
 - B-tree (from DBx1000)


- Application
 - DBx1000 (with TPC-C benchmark)

Evaluation Methodology


- Simulator: gem5
- System Configuration
 - CPU
 - 4 OoO cores, 2GHz
 - Cache: 32KB L1, 1MB L2
 - IMPICA
 - 1 core, 500MHz, 32KB Cache
 - Memory Bandwidth
 - 12.8 GB/s for CPU, 51.2 GB/s for IMPICA
- Our simulator code is open source
 - https://github.com/CMU-SAFARI/IMPICA

Result - Microbenchmark Performance






Result - Database Performance



System Energy Consumption



Area and Power Overhead

CPU (Cortex-A57)	5.85 mm ² per core
L2 Cache	5 mm ² per MB
Memory Controller	10 mm ²
IMPICA (+32KB cache)	0.45 mm ²

 Power overhead: average power increases by 5.6%

More in the Paper

- Interface and design considerations
 - CPU interface and programming model
 - Page table management
 - Cache coherence

Area and power overhead analysis

Sensitivity to IMPICA page table design

Conclusion

- Performing pointer-chasing inside main memory can greatly speed up the traversal of linked data structures
- Challenges: Parallelism challenge and Address translation challenge
- Our Solution: In-Memory PoInter Chasing Accelerator
 - Address-access decoupling: enabling parallelism with low cost
 - IMPICA page table: low cost page table structure
- Key Results:
 - 1.2X 1.9X speedup for pointer chasing operations, +16% database throughput
 - 6% 41% reduction in energy consumption
- Our solution can be applied to a broad class of in-memory accelerators

Current Investigations

 More efficient address translation and protection mechanisms for PIM

More concurrent data structures for PIM

More Info on IMPICA (Current Status)

• Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu,

"Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation"

Proceedings of the <u>34th IEEE International Conference on Computer Design</u> (**ICCD**), Phoenix, AZ, USA, October 2016.

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh[†] Samira Khan[‡] Nandita Vijaykumar[†] Kevin K. Chang[†] Amirali Boroumand[†] Saugata Ghose[†] Onur Mutlu^{§†} [†] Carnegie Mellon University [‡] University of Virginia [§] ETH Zürich

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh

Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, Onur Mutlu









Accelerating Linked Data Structures

Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu,
 "Accelerating Pointer Chasing in 3D-Stacked Memory:
 Challenges, Mechanisms, Evaluation"
 Proceedings of the 34th IEEE International Conference on Computer
 Design (ICCD), Phoenix, AZ, USA, October 2016.

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh[†] Samira Khan[‡] Nandita Vijaykumar[†] Kevin K. Chang[†] Amirali Boroumand[†] Saugata Ghose[†] Onur Mutlu^{§†} [†] Carnegie Mellon University [‡] University of Virginia [§] ETH Zürich

GRIM-Filter:

Fast seed location filtering in DNA read mapping using processing-in-memory technologies

Jeremie S. Kim,

Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu







SAFARI





Executive Summary



- Genome Read Mapping is a very important problem and is the first step in genome analysis
- Read Mapping is an approximate string matching problem
 - □ Find the best fit of 100 character strings into a 3 billion character dictionary
 - Alignment is currently the best method for determining the similarity between two strings, but is very expensive
- We propose an algorithm called GRIM-Filter
 - Accelerates read mapping by reducing the number of required alignments
 - GRIM-Filter can be accelerated using processing-in-memory
 - Adds simple logic into 3D-Stacked memory
 - Uses high internal memory bandwidth to perform parallel filtering
- GRIM-Filter with processing-in-memory delivers a 3.7x speedup



GRIM-Filter Outline

1. Motivation and Goal

- 2. Background Read Mappers
 - a. Hash Table Based
 - **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- **6.** Conclusion



Motivation and Goal



- Sequencing: determine the [A,C,G,T] series in DNA strand
- Today's machines sequence short strands (reads)
 - □ Reads are on the order of 100 20k base pairs (bp)
 - □ The human genome is approximately 3 billion bp
- Therefore genomes are cut into reads, which are sequenced independently, and then reconstructed
 - Read mapping is the first step in analyzing someone's genome to detect predispositions to diseases, personalize medicine, etc.
- Goal: We want to accelerate end-to-end performance of read mapping



GRIM-Filter Outline

1. Motivation and Goal

2. Background: Read Mappers

- a. Hash Table Based
- **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- **6.** Conclusion



Background: Read Mappers



We now have sequenced reads and want a full genome



We map **reads** to a known **reference genome** (>99.9% similarity across humans) with some minor errors allowed

Because of high similarity, long sequences in **reads** perfectly match in the **reference genome**

GACTGTGTCAA



... G A C T G T G T C G A ...

We can use a hash table to help quickly map the reads!



GRIM-Filter Outline


- 1. Motivation and Goal
- 2. Background: Read Mappers
 - a. Hash Table Based
 - **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- **6.** Conclusion



Generating Hash Tables



To map any reads, generate a **hash table** per **reference genome.**



We can query the table with substrings from reads to quickly find a list of possible mapping locations



Hash Tables in Read Mapping



Read Sequence (100 bp)

99.9% of locations result in a mismatch

Hash Table

Reference Genome

We want to filter these out so we do not waste time trying to align them



Location Filtering



- Alignment is expensive and requires the use of O(n²) dynamic programming algorithm
 - We need to align millions to billions of reads

Our goal is to accelerate read mapping by improving the filtering step

Both methods are used by mappers today, but filtering has replaced alignment as the bottleneck [Xin+, BMC Genomics 2013]



GRIM-Filter Outline

- **1.** Motivation and Goal
- 2. Background: Read Mappers
 - a. Hash Table Based
 - b. Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- **6.** Conclusion



Hash Tables in Read Mapping



Read Sequence (100 bp)





Hash Table

37 140 894 1203 1564 **Reference Genome**

Filter





GRIM-Filter Outline

- 1. Motivation and Goal
- 2. Background: Read Mappers
 - a. Hash Table Based
 - **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- **6.** Conclusion



Our Proposal: GRIM-Filter

- 1. Data Structures: Bins & Bitvectors
- Checking a Bin
- 3. Integrating GRIM-Filter into a Mapper



GRIM-Filter: Bins




We partition the genome into large sequences (bins).

Bin x - 3

Bin x - 1

Bin x - 2

- Represent each bin with a bitvector that holds the occurrence of all permutations of a small string (token) in the bin
- To account for matches that straddle bins, we employ overlapping bins
 - A read will now always completely fall within a single bin






GRIM-Filter: Bitvectors






Bin x





GRIM-Filter: Bitvectors



Storing all bitvectors requires $4^n * t$ bits in memory, where t = number of bins.

For **bin size** ~200, and **n** = 5, **memory footprint** ~3.8 GB




Our Proposal: GRIM-Filter

- 1. Data Structures: Bins & Bitvectors
- 2. Checking a Bin
- 3. Integrating GRIM-Filter into a Mapper



GRIM-Filter: Checking a Bin

How GRIM-Filter determines whether to **discard** potential match locations in a given bin **prior** to alignment





Our Proposal: GRIM-Filter

- 1. Data Structures: Bins & Bitvectors
- 2. Checking a Bin
- 3. Integrating GRIM-Filter into a Mapper




Our Proposal: GRIM-Filter

- 1. Data Structures: Bins & Bitvectors
- Checking a Bin
- 3. Integrating GRIM-Filter into a Mapper



Integrating GRIM-Filter into a Read Mapper



GRIM-Filter Outline

- 1. Motivation and Goal
- 2. Background: Read Mappers
 - a. Hash Table Based
 - **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- 4. Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- **6.** Conclusion



Key Properties of GRIM-Filter



1. Simple Operations:


- To check a given bin, find the sum of all bits corresponding to each token in the read
- Compare against threshold to determine whether to align
- 2. Highly Parallel: Each bin is operated on independently and there are many many bins
- 3. Memory Bound: Given the frequent accesses to the large bitvectors, we find that GRIM-Filter is memory bound

These properties together make GRIM-Filter a good algorithm to be run in 3D-Stacked DRAM



3D-Stacked Memory






- 3D-Stacked DRAM architecture has extremely high bandwidth as well as a stacked customizable logic layer
 - Logic Layer enables Processing-in-Memory, offloading computation to this layer and alleviating the memory bus
 - Embed GRIM-Filter operations into DRAM logic layer and appropriately distribute bitvectors throughout memory



3D-Stacked Memory






- 3D-Stacked DF bandwidth as
 - Logic Layer e computation t
 - Embed GRIMappropriately




3D-Stacked Memory



Micron's HMC



Micron has working demonstration components




http://images.anandtech.com/doci/9266/HBMCar_678x452.jpg



GRIM-Filter in 3D-Stacked DRAM






- Each DRAM layer is organized as an array of banks
 - □ A bank is an array of cells with a row buffer to transfer data
- The layout of bitvectors in a bank enables filtering many bins in parallel



GRIM-Filter in 3D-Stacked DRAM



Per-Vault Custom GRIM-Filter Logic



- Customized logic for accumulation and comparison per genome segment
 - Low area overhead, simple implementation
 - For HBM2, we use 4096 incrementer LUTs, 7-bit counters, and comparators in logic layer

Details are in the paper



GRIM-Filter Outline

- 1. Motivation and Goal
- 2. Background: Read Mappers
 - a. Hash Table Based
 - **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- 5. Results
- **6.** Conclusion



Methodology


- Performance simulated using an in-house 3D-Stacked DRAM simulator
- Evaluate 10 real read data sets (From the 1000 Genomes Project)
 - Each data set consists of 4 million reads of length 100
- Evaluate two key metrics
 - Performance
 - □ False negative rate
 - The fraction of locations that pass the filter but result in a mismatch
- Compare against a state-of-the-art filter, FastHASH [xin+, BMC Genomics 2013] when using mrFAST, but GRIM-Filter can be used with ANY read mapper



GRIM-Filter Performance



Benchmarks and their Execution Times



1.8x-3.7x performance benefit across real data sets
2.1x average performance benefit


GRIM-Filter gets performance due to its hardware-software co-design



GRIM-Filter False Negative Rate







5.6x-6.4x False Negative reduction across real data sets 6.0x average reduction in False Negative Rate

GRIM-Filter utilizes more information available in the read to filter

Other Results in the Paper

- Sensitivity of execution time and false negative rates to error tolerance of string matching
- Read mapper execution time breakdown
- Sensitivity studies on the filter
 - Token Size
 - Bin Size
 - Error Tolerance



GRIM-Filter Outline

- 1. Motivation and Goal
- 2. Background: Read Mappers
 - a. Hash Table Based
 - **b.** Hash Table Based with Filter
- 3. Our Proposal: GRIM-Filter
- **4.** Mapping GRIM-Filter to 3D-Stacked Memory
- **5.** Results
- 6. Conclusion



Conclusion



We propose an in-memory filtering algorithm to accelerate end-to-end read mapping by reducing the number of required alignments

Key ideas:

- Introduce a new representation of coarse-grained segments of the reference genome
- Use massively-parallel in-memory operations to identify read presence within each coarse-grained segment

Key contributions and results:

- Customized filtering algorithm for 3D-Stacked DRAM
- Compared to the previous best filter
 - □ We observed 1.8x-3.7x read mapping speedup
 - We observed 5.6x-6.4x fewer false negatives

GRIM-Filter is a universal filter that can be applied to any read mapper



GRIM-Filter:

Fast seed location filtering in DNA read mapping using processing-in-memory technologies

Jeremie S. Kim,

Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu







SAFARI





In-Memory DNA Sequence Analysis

Jeremie S. Kim, Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies" BMC Genomics, 2018.

Proceedings of the <u>16th Asia Pacific Bioinformatics Conference</u> (**APBC**), Yokohama, Japan, January 2018. arxiv.org Version (pdf)

GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies

Jeremie S. Kim^{1,6*}, Damla Senol Cali¹, Hongyi Xin², Donghyuk Lee³, Saugata Ghose¹, Mohammed Alser⁴, Hasan Hassan⁶, Oguz Ergin⁵, Can Alkan^{4*} and Onur Mutlu^{6,1*}

From The Sixteenth Asia Pacific Bioinformatics Conference 2018 Yokohama, Japan. 15-17 January 2018

LazyPIM

An Efficient Cache Coherence Mechanism for Processing In Memory

Amirali Boroumand

"LazyPIM: An Efficient Cache Coherence Mechanism

for Processing-in-Memory",

IEEE CAL 2016. (Preliminary version)



Carnegie Mellon

LazyPIM Summary

- Cache Coherence is a major system challenge for PIM
 - Conventional cache coherence makes PIM programming easy but loses a significant portion of PIM benefits

Observation:

- Significant amount of sharing between PIM cores and CPU cores in many important data-intensive applications
- Efficient handling of coherence is <u>critical</u> to retain PIM benefits


LazyPIM

- <u>Key idea</u>: use speculation to avoid coherence lookups during PIM core execution and compressed signatures to verify correctness after PIM core is done
- Improves performance by 19.8% and energy by 18% vs. best previous
- Comes within 4.4% and 9.8% of ideal PIM energy and performance
- We believe LazyPIM can enable new applications that benefit from fine-grained sharing between CPU and PIM

SAFARI 40

PIM Coherence

A Major System Challenge for PIM: Coherence



PIM Coherence

- Potential solution: Conventional coherence protocols
 - We can treat PIM cores as additional independent cores
 - Use conventional coherence protocol to make them coherent with the CPUs

Conventional coherence is impractical: large number of coherence messages over off-chip channel



- Simplifies PIM programming model
- Generates a large amount of off-chip coherence traffic
- ★ Eliminates on average 72.4% of Ideal PIM energy improvement

Goal and Key Idea

- Our goal is to develop a cache coherence mechanism that:
 - 1) Maintains the logical behavior of conventional cache coherence protocols to simplify PIM programming model
 - 2) Retains the large performance and energy benefits of PIM
- Our key idea is
 - 1) Avoid coherence lookups during PIM core execution
 - 2) Batch lookups in compressed signatures and use them to verify correctness after PIM core finishes

Background

Prior Approaches to PIM Coherence

Prior Approaches to PIM Coherence

- There are many recent proposals on PIM
 - Primarily focus on the design of compute unit within the logic layer
- Prior works employ other approaches than <u>conventional</u> <u>coherence protocol</u>
 - Marking PIM-data as Non-cacheable
 - They no longer need to deal with coherence
 - Coarse-grained coherence
 - Tracks coherence at a larger granularity than a single cache line
 - Does not transfer permission while PIM is working
 - No concurrent access from the CPU and PIM

Prior Approaches to PIM Coherence

- Prior works proposed coherence mechanisms assuming:
 - Entire application could be offloaded to PIM core → Almost zero sharing between PIM and CPU
 - Only limited communication happens between CPU and PIM

Observation: These assumptions <u>do not hold</u> for many important data-intensive applications that benefit from PIM

12

Motivation


Applications with Data Sharing

13

Application Analysis for PIM

- An application benefits from PIM when we offload its memory-intensive parts that:
 - Generate a lot of data movement
 - Have poor cache locality
 - Contribute to a <u>large portion of execution time</u>
- Parts of the application that are compute-intensive or cache friendly should remain on the CPU
 - To benefit from larger and sophisticated cores with larger caches

Example: Hybrid In-Memory Database




Applications with High Data Sharing

- Our application analysis shows that:
 - Some portions of the applications perform better on CPUs
 - These portions often access the same region of data as the PIM cores
- Based on this observation, we can conclude that:
 - There are important data-intensive applications that have strong potential for PIM and show significant data sharing between the CPU and PIM

Let's see how prior approaches work for these applications


Non-Cacheable




SAFARI

Coarse-Grained Coherence

- Need to get coherence permission for the entire region
 - Needs to <u>flush</u> every dirty data <u>within that region</u> to transfer permission
 - Unnecessarily flushes a large amount of data in pointer-based data structure



- Does not allow concurrent accesses
 - Blocks CPUs accessing
 PIM-data during PIM execution
 - Coarse-grained locks frequently cause thread serialization




Motivation: Summary

- Conventional cache coherence loses a significant portion of PIM benefits
- Prior works use other approaches to avoid those costs
 - Their assumption: Zero or a limited amount of sharing
- We observe that those assumptions do not hold for a number of important data-intensive applications
 - Using prior approaches eliminates a significant portion of PIM benefits
- We want to get the best of both worlds
 - 1) Maintain the logical behavior of conventional cache coherence
 - 2) Retain the large performance and energy benefits of PIM

20

LazyPIM


Baseline PIM Architecture



Our Proposal


LazyPIM:

- Lets PIM cores use speculation to avoid coherence lookups during execution
- Uses compressed signatures to batch the lookups and verify correctness <u>after</u> the PIM core completes



Verify Correctness

LazyPIM High-level Operation



SAFARI

How LazyPIM Avoids Pitfalls of Prior Approaches

- Conventional Coherence (Fine-grained)
 - X Generates a large amount of off-chip coherence traffic for every miss
 - LazyPIM only sends a compressed signature after PIM cores finishes


- Coarse-grained Coherence
 - X Unnecessarily flushes a large amount of data
 - LazyPIM performs only the necessary flushes
 - X Causes Thread Serialization
 - LazyPIM enables concurrent execution of the CPUs and PIM cores

- XNon-Cacheable of off-chip accesses hurting CPU threads' performance
 - LazyPIM allows CPU threads to use caches




How we define conflicts in LazyPIM?

Conflicts



Architecture Support

LazyPIM Architecture




SAFAR

Sp

Tracking speculative updates


One-bit flag per cache line to mark all data updates as speculative



Specula


Tracking potential conflicts

 The CPU records all dirty cache lines and writes in the PIM data region in the CPUWriteSet




Tracking memory accesses

 The PIMReadSet and PIMWriteSet are updated for every read and write by the PIM core



- Allows us to easily perform conflict detection
- Allows for <u>a large number of addresses</u> to be stored within a fixed-length register



SAFARI 3

Evaluation

Evaluation Methodology

Simulator

Gem5 full system simulator

• System Configuration:

Processor

- 4-16 Cores, 8 wide issue, 2GHz Frequency
- L1 I/D Cache: 64KB private, 4-way associative, 64B Block
- L2 Cache: 2MB shared, 8-way associative, 64B Blocks
- Cache Coherence Protocol: MESI

— PIM

- 4-16 Cores, 1 wide issue, 2GHz Frequency
- L1 I/D Cache: 64KB private, 4-way associative, 64B Block
- Cache Coherence Protocol: MESI

3D-stacked Memory

One 4GB Cube, 16 Vaults per cube

Applications


Ligra

- Lightweight multithreaded graph processing for shared memory system
- We used three Ligra graph applications
 - PageRank
 - Radii
 - Connected Components
- Input graphs constructed from real-world network datasets:
 - arXiV General Relativity (5K nodes, 14K edges)
 - peer-to- peer Gnutella25 (22K nodes, 54K edges).
 - Enron email communication network (36K nodes, 183K edges)


IMDB

- In-house prototype of an in-memory database (IMDB)
- Capable of running both transactional queries and analytical queries on the same database tables (HTAP workload)
- 32K transactions, 128/256 analytical queries

Speedup with 16 Threads



Energy with 16 threads



Conclusion

Conclusion

- Cache Coherence is a major system challenge for PIM
 - Conventional cache coherence makes PIM programming easy but loses a significant portion of PIM benefits

Observation:

- Significant amount of sharing between PIM cores and CPU cores in many important data-intensive applications
- Efficient handling of coherence is <u>critical</u> to retain PIM benefits

LazyPIM

- <u>Key idea</u>: use speculation to avoid coherence lookups during PIM core execution and compressed signatures to verify correctness after PIM core is done
- Improves performance by 19.8% and energy by 18% vs. best previous
- Comes within 4.4% and 9.8% of ideal PIM energy and performance
- We believe LazyPIM can enable new applications that benefit from fine-grained sharing between CPU and PIM

SAFARI 40

LazyPIM

An Efficient Cache Coherence Mechanism for Processing In Memory

Amirali Boroumand

"LazyPIM: An Efficient Cache Coherence Mechanism

for Processing-in-Memory",

IEEE CAL 2016. (Preliminary version)



Carnegie Mellon

Efficient Automatic Data Coherence Support

Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu,
 "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"
 IEEE Computer Architecture Letters (CAL), June 2016.

LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory

Amirali Boroumand[†], Saugata Ghose[†], Minesh Patel[†], Hasan Hassan[†], Brandon Lucia[†], Kevin Hsieh[†], Krishna T. Malladi^{*}, Hongzhong Zheng^{*}, and Onur Mutlu[‡],

† Carnegie Mellon University * Samsung Semiconductor, Inc. § TOBB ETÜ [‡] ETH Zürich

End of Backup Slides