Memory Systems

Fundamentals, Recent Research, Challenges, Opportunities

Lecture 7: Interconnects

Prof. Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

12 October 2018

Technion Fast Course 2018





Carnegie Mellon

Interconnection Networks

Readings

Required

 Moscibroda and Mutlu, "A Case for Bufferless Routing in On-Chip Networks," ISCA 2009.


Recommended

 Das et al., "Application-Aware Prioritization Mechanisms for On-Chip Networks," MICRO 2009.

Interconnection Network Basics

Where Is Interconnect Used?

- To connect components
- Many examples
 - Processors and processors
 - Processors and memories (banks)
 - Processors and caches (banks)
 - Caches and caches
 - I/O devices



Why Is It Important?

- Affects the scalability of the system
 - How large of a system can you build?
 - How easily can you add more processors?
- Affects performance and energy efficiency
 - How fast can processors, caches, and memory communicate?
 - How long are the latencies to memory?
 - How much energy is spent on communication?

Interconnection Network Basics

Topology

- Specifies the way switches are wired
- Affects routing, reliability, throughput, latency, building ease

Routing (algorithm)

- How does a message get from source to destination
- Static or adaptive

Buffering and Flow Control

- What do we store within the network?
 - Entire packets, parts of packets, etc?
- How do we throttle during oversubscription?
- Tightly coupled with routing strategy

Terminology

Network interface

- Module that connects endpoints (e.g. processors) to network
- Decouples computation/communication

Link

Bundle of wires that carry a signal

Switch/router

 Connects fixed number of input channels to fixed number of output channels

Channel

A single logical connection between routers/switches

More Terminology

Node

A router/switch within a network

Message

Unit of transfer for network's clients (processors, memory)

Packet


Unit of transfer for network

Flit

- Flow control digit
- Unit of flow control within network

Some More Terminology

- Direct or Indirect Networks
- Endpoints sit "inside" (direct) or "outside" (indirect) the network
- E.g. mesh is direct; every node is both endpoint and switch



Interconnection Network Topology

Properties of a Topology/Network

Regular or Irregular

Regular if topology is regular graph (e.g. ring, mesh).

Routing Distance

number of links/hops along a route

Diameter

maximum routing distance within the network

Average Distance

Average number of hops across all valid routes

Properties of a Topology/Network

Bisection Bandwidth

- Often used to describe network performance
- Cut network in half and sum bandwidth of links severed
 - (Min # channels spanning two halves) * (BW of each channel)
- Meaningful only for recursive topologies
- Can be misleading, because does not account for switch and routing efficiency (and certainly not execution time)

Blocking vs. Non-Blocking

- If connecting any permutation of sources & destinations is possible, network is <u>non-blocking</u>; otherwise network is <u>blocking</u>.
- Rearrangeable non-blocking: Same as non-blocking but might require rearranging connections when switching from one permutation to another.

Topology

- Bus (simplest)
- Point-to-point connections (ideal and most costly)
- Crossbar (less costly)
- Ring
- Tree
- Omega
- Hypercube
- Mesh
- Torus
- Butterfly
- · ...


Metrics to Evaluate Interconnect Topology

- Cost
- Latency (in hops, in nanoseconds)
- Contention
- Many others exist you should think about
 - Energy
 - Bandwidth
 - Overall system performance

Bus

All nodes connected to a single link


- + Simple + Cost effective for a small number of nodes
- + Easy to implement coherence (snooping and serialization)
- Not scalable to large number of nodes (limited bandwidth, electrical loading → reduced frequency)
- High contention → fast saturation



Point-to-Point

Every node connected to every other with direct/isolated links

- + Lowest contention
- + Potentially lowest latency
- + Ideal, if cost is no issue
- Highest cost
 O(N) connections/ports
 per node
 O(N²) links
- -- Not scalable
- -- How to lay out on chip?




Crossbar


- Every node connected to every other with a shared link for each destination
- Enables concurrent transfers to non-conflicting destinations
- Could be cost-effective for small number of nodes
- + Low latency and high throughput
- Expensive
- Not scalable \rightarrow O(N²) cost
- Difficult to arbitrate as N increases

Used in core-to-cache-bank networks in


- IBM POWER5
- Sun Niagara I/II



Another Crossbar Design




Sun UltraSPARC T2 Core-to-Cache Crossbar



- High bandwidth interface between 8 cores and 8 L2 banks & NCU
- 4-stage pipeline: req, arbitration, selection, transmission
- 2-deep queue for each src/dest pair to hold data transfer request

Bufferless and Buffered Crossbars



- + Simpler arbitration/ scheduling
- + Efficient support for variable-size packets
- Requires
 N² buffers


Can We Get Lower Cost than A Crossbar?

Yet still have low contention compared to a bus?

Idea: Multistage networks


Multistage Logarithmic Networks

- Idea: Indirect networks with multiple layers of switches between terminals/nodes
- Cost: O(NlogN), Latency: O(logN)
- Many variations (Omega, Butterfly, Benes, Banyan, ...)
- Omega Network:




Blocking or Non-blocking?

Multistage Networks (Circuit Switched)



- A multistage network has more restrictions on feasible 2-by-2 crossbar concurrent Tx-Rx pairs vs a crossbar
- But more scalable than crossbar in cost, e.g., O(N logN) for Butterfly

Multistage Networks (Packet Switched)



 Packets "hop" from router to router, pending availability of the next-required switch and buffer

Aside: Circuit vs. Packet Switching


- Circuit switching sets up full path before transmission
 - Establish route then send data
 - Noone else can use those links while "circuit" is set
 - + faster arbitration
 - + no buffering
 - -- setting up and bringing down "path" takes time
- Packet switching routes per packet in each router
 - Route each packet individually (possibly via different paths)
 - If link is free, any packet can use it
 - -- potentially slower --- must dynamically switch
 - -- need buffering
 - + no setup, bring down time
 - + more flexible, does not underutilize links

Switching vs. Topology

- Circuit/packet switching choice independent of topology
- It is a higher-level protocol on how a message gets sent to a destination
- However, some topologies are more amenable to circuit vs. packet switching

Another Example: Delta Network


- Single path from source to destination
- Each stage has different routers
- Proposed to replace costly crossbars as processor-memory interconnect
- Janak H. Patel, "Processor-**Memory Interconnections for** Multiprocessors," ISCA 1979.



8x8 Delta network

Another Example: Omega Network

- Single path from source to destination
- All stages are the same
- Used in NYUUltracomputer
- Gottlieb et al. "The NYU Ultracomputer - Designing an MIMD Shared Memory Parallel Computer," IEEE Trans. On Comp., 1983.



Combining Operations in the Network

- Idea: Combine multiple operations on a shared memory location
- Example: Omega network switches combine fetch-and-add operations in NYU Ultracomputer
- Fetch-and-add(M, I): return M, replace M with M+I
 - Common when parallel processors modify a shared variable,
 e.g. obtain a chunk of the array
- Combining reduces synchronization latency





Fig. 3. Combining Fetch-and-Adds.

```
TestAndSet(V)
{Temp ← V
V ← TRUE}
RETURN Temp.
```

Butterfly

- Equivalent to Omega Network
- Indirect
- Used in BBN Butterfly
- Conflicts can cause "tree saturation"
 - Randomization of route selection helps



Review: Topologies


	3 2 1 0 0 1 2 3		
Topology	Crossbar	Multistage Logarith.	Mesh
Direct/Indirect	Indirect	Indirect	Direct
Blocking/ Non-blocking	Non-blocking	Blocking	Blocking
Cost	O(N ²)	O(NlogN)	O(N)
Latency	O(1)	O(logN)	O(sqrt(N))

Ring


Each node connected to exactly two other nodes. Nodes form a continuous pathway such that packets can reach any node.

- + Cheap: O(N) cost
- High latency: O(N)
- Not easy to scale
 - Bisection bandwidth remains constant

Used in Intel Haswell,
Intel Larrabee, IBM Cell,
many commercial systems today



Unidirectional Ring




- Single directional pathway
- Simple topology and implementation
 - Reasonable performance if N and performance needs (bandwidth & latency) still moderately low
 - □ O(N) cost
 - N/2 average hops; latency depends on utilization

Bidirectional Rings

Multi-directional pathways, or multiple rings


- + Reduces latency
- + Improves scalability
- Slightly more complex injection policy (need to select which ring to inject a packet into)

Hierarchical Rings



(a) 4-, 8-, and 16-bridge hierarchical ring topologies.

- + More scalable
- + Lower latency
- More complex



(b) Three-level hierarchy (8x8).

More on Hierarchical Rings

- Ausavarungnirun et al., "Design and Evaluation of Hierarchical Rings with Deflection Routing," SBAC-PAD 2014.
 - http://users.ece.cmu.edu/~omutlu/pub/hierarchical-rings-withdeflection_sbacpad14.pdf
- Discusses the design and implementation of a mostlybufferless hierarchical ring


Design and Evaluation of Hierarchical Rings with Deflection Routing

Rachata Ausavarungnirun Chris Fallin Xiangyao Yu† Kevin Kai-Wei Chang Greg Nazario Reetuparna Das§ Gabriel H. Loh‡ Onur Mutlu

Carnegie Mellon University §University of Michigan †MIT ‡Advanced Micro Devices, Inc.


Mesh

- Each node connected to 4 neighbors (N, E, S, W)
- O(N) cost
- Average latency: O(sqrt(N))
- Easy to layout on-chip: regular and equal-length links
- Path diversity: many ways to get from one node to another
- Used in Tilera 100-core
- And many on-chip network prototypes




Torus

- Mesh is not symmetric on edges: performance very sensitive to placement of task on edge vs. middle
- Torus avoids this problem
- + Higher path diversity (and bisection bandwidth) than mesh
- Higher cost
- Harder to lay out on-chip
 - Unequal link lengths



Torus, continued

Weave nodes to make inter-node latencies ~constant




Trees


Planar, hierarchical topology

Latency: O(logN)

Good for local traffic


- + Cheap: O(N) cost
- + Easy to Layout
- Root can become a bottleneck
 Fat trees avoid this problem (CM-5)






CM-5 Fat Tree

- Fat tree based on 4x2 switches
- Randomized routing on the way up
- Combining, multicast, reduction operators supported in hardware
 - Thinking Machines Corp., "The Connection Machine CM-5 Technical Summary," Jan. 1992.




Hypercube

"N-dimensional cube" or "N-cube"





- Latency: O(logN)
- Radix: O(logN)
- #links: O(NlogN)
- + Low latency
- Hard to lay out in 2D/3D



Caltech Cosmic Cube

- 64-node message passing machine
- Seitz, "The Cosmic Cube," CACM 1985.





A hypercube connects $N=2^n$ small computers, called nodes, through point-to-point communication channels in the Cosmic Cube. Shown here is a two-dimensional projection of a six-dimensional hypercube, or binary 6-cube, which corresponds to a 64-node machine.

FIGURE 1. A Hypercube (also known as a binary cube or a Boolean n-cube)

Routing

Routing Mechanism

Arithmetic

- Simple arithmetic to determine route in regular topologies
- Dimension order routing in meshes/tori

Source Based

- Source specifies output port for each switch in route
- + Simple switches
 - no control state: strip output port off header
- Large header

Table Lookup Based

- Index into table for output port
- + Small header
- More complex switches

Routing Algorithm

Three Types

- Deterministic: always chooses the same path for a communicating source-destination pair
- Oblivious: chooses different paths, without considering network state
- Adaptive: can choose different paths, adapting to the state of the network
- How to adapt
 - Local/global feedback
 - Minimal or non-minimal paths


Deterministic Routing

- All packets between the same (source, dest) pair take the same path
- Dimension-order routing
 - First traverse dimension X, then traverse dimension Y
 - E.g., XY routing (used in Cray T3D, and many on-chip networks)

- + Simple
- + Deadlock freedom (no cycles in resource allocation)
- Could lead to high contention
- Does not exploit path diversity

Deadlock

- No forward progress
- Caused by circular dependencies on resources
- Each packet waits for a buffer occupied by another packet downstream



Handling Deadlock

- Avoid cycles in routing
 - Dimension order routing
 - Cannot build a circular dependency
 - Restrict the "turns" each packet can take


Avoid deadlock by adding more buffering (escape paths)

- Detect and break deadlock
 - Preemption of buffers

Turn Model to Avoid Deadlock

- Idea
 - Analyze directions in which packets can turn in the network
 - Determine the cycles that such turns can form
 - Prohibit just enough turns to break possible cycles

■ Glass and Ni, "The Turn Model for Adaptive Routing," ISCA 1992.



Oblivious Routing: Valiant's Algorithm

- Goal: Balance network load
- Idea: Randomly choose an intermediate destination, route to it first, then route from there to destination
 - Between source-intermediate and intermediate-dest, can use dimension order routing
- + Randomizes/balances network load
- Non minimal (packet latency can increase)
- Optimizations:
 - Do this on high load
 - Restrict the intermediate node to be close (in the same quadrant)

Adaptive Routing

Minimal adaptive

- Router uses network state (e.g., downstream buffer occupancy) to pick which "productive" output port to send a packet to
- Productive output port: port that gets the packet closer to its destination
- + Aware of local congestion
- Minimality restricts achievable link utilization (load balance)

Non-minimal (fully) adaptive

- "Misroute" packets to non-productive output ports based on network state
- + Can achieve better network utilization and load balance
- Need to guarantee livelock freedom

More on Adaptive Routing

- Can avoid faulty links/routers
- Idea: Route around faults
- + Deterministic routing cannot handle faulty components
- Need to change the routing table to disable faulty routes
 - Assuming the faulty link/router is detected

One recent example:

Fattah et al., <u>"A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips"</u>, NOCS 2015.

Buffering and Flow Control

Recall: Circuit vs. Packet Switching


- Circuit switching sets up full path before transmission
 - Establish route then send data
 - Noone else can use those links while "circuit" is set
 - + faster arbitration
 - -- setting up and bringing down "path" takes time
- Packet switching routes per packet in each router
 - Route each packet individually (possibly via different paths)
 - □ If link is free, any packet can use it
 - -- potentially slower --- must dynamically switch
 - + no setup, bring down time
 - + more flexible, does not underutilize links

Packet Switched Networks: Packet Format

- Header
 - routing and control information
- Payload
 - carries data (non HW specific information)
 - can be further divided (framing, protocol stacks...)
- Error Code
 - generally at tail of packet so it can be generated on the way out

Header	Payload	Error Code

Handling Contention



- Two packets trying to use the same link at the same time
- What do you do?
 - Buffer one
 - Drop one
 - Misroute one (deflection)
- Tradeoffs?

Flow Control Methods


- Circuit switching
- Bufferless (Packet/flit based)
- Store and forward (Packet based)
- Virtual cut through (Packet based)
- Wormhole (Flit based)

Circuit Switching Revisited

- Resource allocation granularity is high
- Idea: Pre-allocate resources across multiple switches for a given "flow"
- Need to send a probe to set up the path for pre-allocation
- + No need for buffering
- + No contention (flow's performance is isolated)
- + Can handle arbitrary message sizes
- Lower link utilization: two flows cannot use the same link
- Handshake overhead to set up a "circuit"


Bufferless Deflection Routing

■ **Key idea**: Packets are never buffered in the network. When two packets contend for the same link, one is deflected.¹



Bufferless Deflection Routing

Input buffers are eliminated: packets are buffered in pipeline latches and on network links




Issues In Bufferless Deflection Routing

- Livelock
- Resulting Router Complexity
- Performance & Congestion at High Loads
- Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu, "Bufferless and Minimally-Buffered Deflection Routing"

Invited Book Chapter in Routing Algorithms in Networks-on-Chip, pp. 241-275, Springer, 2014.

Store and Forward Flow Control


- Packet-based flow control
- Store and Forward
 - Packet copied entirely into network router before moving to the next node
 - Flow control unit is the entire packet
- Leads to high per-packet latency
- Requires buffering for entire packet in each node



Can we do better?

Cut through Flow Control

- Another form of packet-based flow control
- Start forwarding as soon as header is received and resources (buffer, channel, etc) allocated
 - Dramatic reduction in latency
- Still allocate buffers and channel bandwidth for full packets




What if packets are large?

Cut through Flow Control

- What to do if output port is blocked?
- Lets the tail continue when the head is blocked, absorbing the whole message into a single switch.
 - Requires a buffer large enough to hold the largest packet.
- Degenerates to store-and-forward with high contention
- Can we do better?

Wormhole Flow Control




- Packets broken into (potentially) smaller flits (buffer/bw allocation unit)
- Flits are sent across the fabric in a wormhole fashion
 - Body follows head, tail follows body
 - Pipelined
 - If head blocked, rest of packet stops
 - Routing (src/dest) information only in head
- How does body/tail know where to go?
- Latency almost independent of distance for long messages

Wormhole Flow Control


- Advantages over "store and forward" flow control
 - + Lower latency
 - + More efficient buffer utilization
- Limitations
 - Suffers from head of line blocking
 - If head flit cannot move due to contention, another worm cannot proceed even though links may be idle

Head of Line Blocking

- A worm can be before another in the router input buffer
- Due to FIFO nature, the second worm cannot be scheduled even though it may need to access another output port




Head of Line Blocking



Virtual Channel Flow Control

- Idea: Multiplex multiple channels over one physical channel
- Divide up the input buffer into multiple buffers sharing a single physical channel
- Dally, "Virtual Channel Flow Control," ISCA 1990.



Virtual Channel Flow Control

- Idea: Multiplex multiple channels over one physical channel
- Divide up the input buffer into multiple buffers sharing a single physical channel
- Dally, "Virtual Channel Flow Control," ISCA 1990.






Figure 5: (A) Conventional nodes organize their buffers into FIFO queues restricting routing. (B) A network using virtual-channel flow control organizes its buffers into several independent lanes.

Virtual Channel Flow Control



A Modern Virtual Channel Based Router



Other Uses of Virtual Channels


Deadlock avoidance

- Enforcing switching to a different set of virtual channels on some "turns" can break the cyclic dependency of resources
 - Enforce order on VCs
- Escape VCs: Have at least one VC that uses deadlock-free routing. Ensure each flit has fair access to that VC.
- □ Protocol level deadlock: Ensure address and data packets use different VCs → prevent cycles due to intermixing of different packet classes

Prioritization of traffic classes

Some virtual channels can have higher priority than others

Review: Flow Control




Any other issues?

Head-of-Line Blocking



Use Virtual Channels


Review: Flow Control



Communicating Buffer Availability

- Credit-based flow control
 - Upstream knows how many buffers are downstream
 - Downstream passes back credits to upstream
 - Significant upstream signaling (esp. for small flits)
- On/Off (XON/XOFF) flow control
 - Downstream has on/off signal to upstream
- Ack/Nack flow control
 - Upstream optimistically sends downstream
 - Buffer cannot be deallocated until ACK/NACK received
 - Inefficiently utilizes buffer space


Credit-based Flow Control



- Round-trip credit delay:
 - Time between when buffer empties and when next flit can be processed from that buffer entry
- Significant throughput degradation if there are few buffers
- Important to size buffers to tolerate credit turn-around


On/Off (XON/XOFF) Flow Control

Downstream has on/off signal to upstream



Interconnection Network Performance

Interconnection Network Performance



Ideal Latency

- Ideal latency
 - Solely due to wire delay between source and destination

$$T_{ideal} = \frac{D}{v} + \frac{L}{b}$$

- □ D = Manhattan distance
 - The distance between two points measured along axes at right angles.
- v = propagation velocity
- □ L = packet size
- b = channel bandwidth


Actual Latency

- Dedicated wiring impractical
 - Long wires segmented with insertion of routers

$$T_{actual} = \frac{D}{v} + \frac{L}{b} + H \cdot T_{router} + T_{c}$$

- D = Manhattan distance
- v = propagation velocity
- □ L = packet size
- b = channel bandwidth
- \blacksquare H = hops
- \Box $T_{router} = router latency$
- \Box T_c = latency due to contention

Latency and Throughput Curve




Network Performance Metrics

- Packet latency
- Round trip latency
- Saturation throughput
- Application-level performance: system performance
 - Affected by interference among threads/applications

Buffering and Routing in On-Chip Networks


On-Chip Networks



- Connect cores, caches, memory controllers, etc
 - Buses and crossbars are not scalable
- Packet switched
- 2D mesh: Most commonly used topology
- Primarily serve cache misses and memory requests

- Router
- PE Processing Element (Cores, L2 Banks, Memory Controllers, etc)

On-chip Networks



© Onur Mutlu, 2009, 2010

On-Chip vs. Off-Chip Interconnects

- On-chip advantages
 - Low latency between cores
 - No pin constraints
 - Rich wiring resources
 - → Very high bandwidth
 - → Simpler coordination
- On-chip constraints/disadvantages
 - 2D substrate limits implementable topologies
 - Energy/power consumption a key concern
 - Complex algorithms undesirable
 - Logic area constrains use of wiring resources

© Onur Mutlu, 2009, 2010

On-Chip vs. Off-Chip Interconnects (II)

Cost

- Off-chip: Channels, pins, connectors, cables
- On-chip: Cost is storage and switches (wires are plentiful)
- Leads to networks with many wide channels, few buffers
- Channel characteristics
 - □ On chip short distance → low latency
 - □ On chip RC lines → need repeaters every 1-2mm
 - Can put logic in repeaters

Workloads

Multi-core cache traffic vs. supercomputer interconnect traffic

© Onur Mutlu, 2009, 2010

On-Chip vs. Off-Chip Tradeoffs

George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu, and Srinivasan Seshan,
 "On-Chip Networks from a Networking Perspective:
 Congestion and Scalability in Many-core Interconnects"
 Proceedings of the 2012 ACM SIGCOMM
 Conference (SIGCOMM), Helsinki, Finland, August 2012. Slides (pptx)


On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects

George Nychis†, Chris Fallin†, Thomas Moscibroda§, Onur Mutlu†, Srinivasan Seshan†

† Carnegie Mellon University § Microsoft Research Asia
{gnychis,cfallin,onur,srini}@cmu.edu moscitho@microsoft.com

Buffers in NoC Routers

- Buffers are necessary for high network throughput
 - → buffers increase total available bandwidth in network



Buffers in NoC Routers

- Buffers are necessary for high network
 - → buffers increase total available
- Buffers consume sign
 - Dynamic er
 - Static
- Buff

Nes

cation

now control

quire significant chip area

e.g., in TRIPS prototype chip, input buffers occupy 75% of total on-chip network area [Gratz et al, ICCD' 06]








Going Bufferless...?

- How much throughput do we lose?
 - → How is latency affected?





- Up to what injection rates can we use bufferless routing?
 - → Are there realistic scenarios in which NoC is operated at injection rates below the threshold?
- Can we achieve energy reduction?
 - \rightarrow If so, how much...?
- Can we reduce area, complexity, etc...?




BLESS: Bufferless Routing

- Always forward all incoming flits to some output port
- If no productive direction is available, send to another direction
- → packet is deflected
 - → Hot-potato routing [Baran' 64, etc]





BLESS: Bufferless Routing



Flit-Ranking


I. Create a ranking over all incoming flits

Port-Prioritization

2. For a given flit in this ranking, find the best free output-port Apply to each flit in order of ranking

FLIT-BLESS: Flit-Level Routing

- Each flit is routed independently.
- Oldest-first arbitration (other policies evaluated in paper)



- Network Topology:
 - → Can be applied to most topologies (Mesh, Torus, Hypercube, Trees, ...)
 - I) #output ports , #input ports at every router
 - 2) every router is reachable from every other router
- Flow Control & Injection Policy:
 - → Completely local, inject whenever input port is free
- Absence of Deadlocks: every flit is always moving
- Absence of Livelocks: with oldest-first ranking

BLESS: Advantages & Disadvantages

Advantages

- No buffers
- Purely local flow control
- Simplicity
 - no credit-flows
 - no virtual channels
 - simplified router design
- No deadlocks, livelocks
- Adaptivity
 - packets are deflected around congested areas!
- Router latency reduction
- Area savings

<u>Disadvantages</u>


- Increased latency
- Reduced bandwidth
- Increased buffering at receiver
- Header information at each flit
- Oldest-first arbitration complex
- QoS becomes difficult









- First, the bad news ©
- Uniform random injection
- BLESS has significantly lower saturation throughput compared to buffered baseline.




Evaluation – Homogenous Case Study

- milc benchmarks (moderately intensive)
- Perfect caches!
- Very little performance degradation with BLESS (less than 4% in dense network)
- With router latency I, BLESS can even outperform baseline (by ~10%)
- Significant energy improvements (almost 40%)





Evaluation – Homogenous Case Study





- For a very wide range of applications and network settings, buffers are not needed in NoC
 - Significant energy savings
 (32% even in dense networks and perfect caches)
 - Area-savings of 60%
 - Simplified router and network design (flow control, etc...)
 - Performance slowdown is minimal (can even increase!)
- A strong case for a rethinking of NoC design!

- Future research:
 - Support for quality of service, different traffic classes, energymanagement, etc...

Bufferless Routing in NoCs

- Moscibroda and Mutlu, "A Case for Bufferless Routing in On-Chip Networks," ISCA 2009.
 - https://users.ece.cmu.edu/~omutlu/pub/bless_isca09.pdf

A Case for Bufferless Routing in On-Chip Networks

Thomas Moscibroda
Microsoft Research
moscitho@microsoft.com

Onur Mutlu
Carnegie Mellon University
onur@cmu.edu

Issues In Bufferless Deflection Routing

- Livelock
- Resulting Router Complexity
- Performance & Congestion at High Loads
- Quality of Service and Fairness
- Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu,
 "Bufferless and Minimally-Buffered Deflection Routing"
 Invited Book Chapter in Routing Algorithms in Networks-on-Chip, pp. 241-275, Springer, 2014.

Low-Complexity Bufferless Routing

 Chris Fallin, Chris Craik, and Onur Mutlu,
 "CHIPPER: A Low-Complexity Bufferless Deflection Router"

Proceedings of the <u>17th International Symposium on High-Performance Computer Architecture</u> (**HPCA**), pages 144-155, San Antonio, TX, February 2011. <u>Slides (pptx)</u>
<u>An extended version</u> as <u>SAFARI Technical Report</u>, TR-SAFARI-2010-001, Carnegie Mellon University, December 2010.

CHIPPER: A Low-complexity Bufferless Deflection Router

Chris Fallin Chris Craik Onur Mutlu cfallin@cmu.edu craik@cmu.edu onur@cmu.edu

Computer Architecture Lab (CALCM)
Carnegie Mellon University

CHIPPER: A Low-complexity Bufferless Deflection Router

Chris Fallin, Chris Craik, and Onur Mutlu,

"CHIPPER: A Low-Complexity Bufferless Deflection Router"

Proceedings of the 17th International Symposium on High-Performance

Computer Architecture (HPCA), pages 144-155, San Antonio, TX, February

2011. Slides (pptx)

SAFARI Carnegie Mellon

Motivation

- Recent work has proposed bufferless deflection routing (BLESS [Moscibroda, ISCA 2009])
 - □ Energy savings: ~40% in total NoC energy
 - □ Area reduction: ~40% in total NoC area
 - Minimal performance loss: ~4% on average
 - Unfortunately: unaddressed complexities in router
 - → long critical path, large reassembly buffers
- Goal: obtain these benefits while simplifying the router in order to make bufferless NoCs practical.

Problems that Bufferless Routers Must Solve

- 1. Must provide livelock freedom
 - → A packet should not be deflected forever

2. Must reassemble packets upon arrival


Flit: atomic routing unit



Packet: one or multiple flits



A Bufferless Router: A High-Level View



Complexity in Bufferless Deflection Routers

1. Must provide livelock freedom

Flits are sorted by age, then assigned in age order to output ports

→ 43% longer critical path than buffered router


2. Must reassemble packets upon arrival

Reassembly buffers must be sized for worst case

→ 4KB per node

(8x8, 64-byte cache block)


Problem 1: Livelock Freedom





Livelock Freedom in Previous Work


- What stops a flit from deflecting forever?
- All flits are timestamped
- Oldest flits are assigned their desired ports
- Total order among flits



But what is the cost of this?


Age-Based Priorities are Expensive: Sorting

- Router must sort flits by age: long-latency sort network
 - Three comparator stages for 4 flits




Age-Based Priorities Are Expensive: Allocation

- After sorting, flits assigned to output ports in priority order
- Port assignment of younger flits depends on that of older flits
 - sequential dependence in the port allocator



Age-Based Priorities Are Expensive

 Overall, deflection routing logic based on Oldest-First has a 43% longer critical path than a buffered router




Question: is there a cheaper way to route while guaranteeing livelock-freedom?

Solution: Golden Packet for Livelock Freedom

What is really necessary for livelock freedom?

Key Insight: No total order. it is enough to:


- 1. Pick one flit to prioritize until arrival
- 2. Ensure any flit is eventually picked



Flit age forms total order partial ordering is sufficient!


What Does Golden Flit Routing Require?

- Only need to properly route the Golden Flit
- First Insight: no need for full sort
- Second Insight: no need for sequential allocation



Golden Flit Routing With Two Inputs


Let's route the Golden Flit in a two-input router first




- Step 1: pick a "winning" flit: Golden Flit, else random
- Step 2: steer the winning flit to its desired output and deflect other flit
 - → Golden Flit is always routed toward its destination

Golden Flit Routing with Four Inputs

- Each block makes decisions independently!
 - Deflection is a distributed decision




Permutation Network Operation






Problem 2: Packet Reassembly




Reassembly Buffers are Large

- Worst case: every node sends a packet to one receiver
- Why can't we make reassembly buffers smaller?




Small Reassembly Buffers Cause Deadlock


What happens when reassembly buffer is too small?




Reserve Space to Avoid Deadlock?

- What if every sender asks permission from the receiver before it sends?
 - → adds additional delay to every request








Escaping Deadlock with Retransmissions


- Sender is optimistic instead: assume buffer is free
 - If not, receiver **drops** and NACKs; sender **retransmits**
 - 1. Send (2 flits)
 - → no additional delay in best case Other nacket → transmit buffering overhead for all packets completes

 - → potentially many retransmits 5. ACK
 - Sender frees data




Solution: Retransmitting Only Once


- Key Idea: Retransmit only when space becomes available.
 - → Receiver drops packet if full; notes which packet it drops
 - → When space frees up, receiver reserves space so retransmit is successful
 - → Receiver notifies sender to retransmit




Using MSHRs as Reassembly Buffers



CHIPPER: Cheap Interconnect Partially-Permuting Router



CHIPPER: Cheap Interconnect Partially-Permuting Router



EVALUATION



Methodology

- Multiprogrammed workloads: CPU2006, server, desktop
 - □ 8x8 (64 cores), 39 homogeneous and 10 mixed sets
- Multithreaded workloads: SPLASH-2, 16 threads
 - □ 4x4 (16 cores), 5 applications

System configuration

- Buffered baseline: 2-cycle router, 4 VCs/channel, 8 flits/VC
- Bufferless baseline: 2-cycle latency, FLIT-BLESS
- Instruction-trace driven, closed-loop, 128-entry OoO window
- 64KB L1, perfect L2 (stresses interconnect), XOR mapping

Methodology


Hardware modeling

- Verilog models for CHIPPER, BLESS, buffered logic
 - Synthesized with commercial 65nm library
- ORION for crossbar, buffers and links

Power

- Static and dynamic power from hardware models
- Based on event counts in cycle-accurate simulations

Results: Performance Degradation






Minimal loss for low-to-medium-intensity workloads

49.8%[<]



Results: Power Reduction










Results: Area and Critical Path Reduction





CHIPPER maintains area savings of BLESS



Critical path becomes competitive to buffered

Conclusions

- Two key issues in bufferless deflection routing
 - livelock freedom and packet reassembly
- Bufferless deflection routers were high-complexity and impractical
 - □ Oldest-first prioritization → long critical path in router
 - □ No end-to-end flow control for reassembly → prone to deadlock with reasonably-sized reassembly buffers
- CHIPPER is a new, practical bufferless deflection router
 - □ Golden packet prioritization → short critical path in router
 - □ Retransmit-once protocol → deadlock-free packet reassembly
 - □ Cache miss buffers as reassembly buffers → truly bufferless network
- CHIPPER frequency comparable to buffered routers at much lower area and power cost, and minimal performance loss

More on CHIPPER

Chris Fallin, Chris Craik, and Onur Mutlu,
 "CHIPPER: A Low-Complexity Bufferless Deflection Router"

Proceedings of the <u>17th International Symposium on High-Performance Computer Architecture</u> (**HPCA**), pages 144-155, San Antonio, TX, February 2011. <u>Slides (pptx)</u>
<u>An extended version</u> as <u>SAFARI Technical Report</u>, TR-SAFARI-2010-001, Carnegie Mellon University, December 2010.

CHIPPER: A Low-complexity Bufferless Deflection Router

Chris Fallin Chris Craik Onur Mutlu cfallin@cmu.edu craik@cmu.edu onur@cmu.edu

Computer Architecture Lab (CALCM)
Carnegie Mellon University

Minimally-Buffered Deflection Routing

- Bufferless deflection routing offers reduced power & area
- But, high deflection rate hurts performance at high load
- MinBD (Minimally-Buffered Deflection Router) introduces:
 - Side buffer to hold only flits that would have been deflected
 - Dual-width ejection to address ejection bottleneck
 - Two-level prioritization to avoid unnecessary deflections
- MinBD yields reduced power (31%) & reduced area (36%) relative to buffered routers
- MinBD yields improved performance (8.1% at high load) relative to **bufferless** routers → closes half of perf. gap
- MinBD has the best energy efficiency of all evaluated designs with competitive performance

Minimally-Buffered Deflection Routing

 Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu,

"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect"

Proceedings of the 6th ACM/IEEE International Symposium on Networks on Chip (NOCS), Lyngby, Denmark, May 2012. Slides (pptx) (pdf)

MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect

Chris Fallin, Greg Nazario, Xiangyao Yu[†], Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu

Carnegie Mellon University {cfallin,gnazario,kevincha,rachata,onur}@cmu.edu

[†]Tsinghua University & Carnegie Mellon University yxythu@gmail.com

"Bufferless" Hierarchical Rings

- Ausavarungnirun et al., "Design and Evaluation of Hierarchical Rings with Deflection Routing," SBAC-PAD 2014.
 - http://users.ece.cmu.edu/~omutlu/pub/hierarchical-rings-withdeflection_sbacpad14.pdf
- Discusses the design and implementation of a mostlybufferless hierarchical ring

Design and Evaluation of Hierarchical Rings with Deflection Routing

Rachata Ausavarungnirun Chris Fallin Xiangyao Yu† Kevin Kai-Wei Chang Greg Nazario Reetuparna Das§ Gabriel H. Loh‡ Onur Mutlu

Carnegie Mellon University §University of Michigan †MIT ‡Advanced Micro Devices, Inc.

"Bufferless" Hierarchical Rings (II)

- Rachata Ausavarungnirun, Chris Fallin, Xiangyao Yu, Kevin Chang, Greg Nazario, Reetuparna Das, Gabriel Loh, and Onur Mutlu,
 "A Case for Hierarchical Rings with Deflection Routing: An Energy-Efficient On-Chip Communication Substrate"
 Parallel Computing (PARCO), to appear in 2016.
 - <u>arXiv.org version</u>, February 2016.

Achieving both High Energy Efficiency and High Performance in On-Chip Communication using Hierarchical Rings with Deflection Routing

Rachata Ausavarungnirun Chris Fallin Xiangyao Yu† Kevin Kai-Wei Chang Greg Nazario Reetuparna Das§ Gabriel H. Loh‡ Onur Mutlu Carnegie Mellon University §University of Michigan †MIT ‡AMD

Summary of Six Years of Research

Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu,
 "Bufferless and Minimally-Buffered Deflection Routing"
 Invited Book Chapter in Routing Algorithms in Networks-on-Chip, pp. 241-275, Springer, 2014.

Chapter 1 Bufferless and Minimally-Buffered Deflection Routing

Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu

More Readings

- Studies of congestion and congestion control in on-chip vs. internet-like networks
- George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu, and Srinivasan Seshan,
 "On-Chip Networks from a Networking Perspective:
 Congestion and Scalability in Many-core Interconnects"
 Proceedings of the 2012 ACM SIGCOMM Conference (SIGCOMM),
 Helsinki, Finland, August 2012. Slides (pptx)
- George Nychis, Chris Fallin, Thomas Moscibroda, and <u>Onur Mutlu</u>,
 <u>"Next Generation On-Chip Networks: What Kind of Congestion Control Do We Need?"</u>
 - Proceedings of the <u>9th ACM Workshop on Hot Topics in Networks</u> (**HOTNETS**), Monterey, CA, October 2010. <u>Slides (ppt)</u> (<u>key)</u>

On-Chip vs. Off-Chip Tradeoffs

George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu, and Srinivasan Seshan,
 "On-Chip Networks from a Networking Perspective:
 Congestion and Scalability in Many-core Interconnects"
 Proceedings of the 2012 ACM SIGCOMM
 Conference (SIGCOMM), Helsinki, Finland, August 2012. Slides (pptx)

On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects

George Nychis†, Chris Fallin†, Thomas Moscibroda§, Onur Mutlu†, Srinivasan Seshan†

† Carnegie Mellon University § Microsoft Research Asia
{gnychis,cfallin,onur,srini}@cmu.edu moscitho@microsoft.com

HAT: Heterogeneous Adaptive Throttling for On-Chip Networks

Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, and Onur Mutlu,

"HAT: Heterogeneous Adaptive Throttling for On-Chip Networks"

Proceedings of the <u>24th International Symposium on Computer Architecture and</u> High Performance Computing (SBAC-PAD), New York, NY, October 2012. Slides (pptx) (pdf)





Executive Summary

 <u>Problem</u>: Packets contend in on-chip networks (NoCs), causing congestion, thus reducing performance

Observations:

- 1) Some applications are more sensitive to network latency than others
- 2) Applications must be throttled differently to achieve peak performance
- Key Idea: Heterogeneous Adaptive Throttling (HAT)
 - 1) Application-aware source throttling
 - 2) Network-load-aware throttling rate adjustment
- <u>Result</u>: Improves performance and energy efficiency over state-of-the-art source throttling policies

Throttling Based Fairness in NoCs

 Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, and Onur Mutlu, "HAT: Heterogeneous Adaptive Throttling for On-Chip Networks"

Proceedings of the <u>24th International Symposium on Computer</u>
<u>Architecture and High Performance Computing</u> (**SBAC-PAD**), New York, NY, October 2012. <u>Slides (pptx) (pdf)</u>

HAT: Heterogeneous Adaptive Throttling for On-Chip Networks

Kevin Kai-Wei Chang, Rachata Ausavarungnirun, Chris Fallin, Onur Mutlu Carnegie Mellon University {kevincha, rachata, cfallin, onur}@cmu.edu

MinBD:

Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect

Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and <u>Onur Mutlu</u>,

"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect"

Proceedings of the
<a href="https://doi.org/l

SAFARI Carnegie Mellon University

Bufferless Deflection Routing

- Key idea: Packets are never buffered in the network. When two packets contend for the same link, one is deflected.
- Removing **buffers** yields significant benefits
 - Reduces power (CHIPPER: reduces NoC power by 55%)
 - Reduces die area (CHIPPER: reduces NoC area by 36%)
- But, at high network utilization (load), bufferless deflection routing causes unnecessary link & router traversals
 - Reduces network throughput and application performance
 - Increases dynamic power
- Goal: Improve high-load performance of low-cost deflection networks by reducing the deflection rate.

Motivation

- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions

- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions

Issues in Bufferless Deflection Routing

- Correctness: Deliver all packets without livelock
 - CHIPPER¹: Golden Packet
 - Globally prioritize one packet until delivered
- Correctness: Reassemble packets without deadlock
 - CHIPPER¹: Retransmit-Once
- Performance: Avoid performance degradation at high load
 - MinBD

Key Performance Issues

- Link contention: no buffers to hold traffic → any link contention causes a deflection
 → use side buffers
- 2. Ejection bottleneck: only one flit can eject per router per cycle → simultaneous arrival causes deflection
 → eject up to 2 flits/cycle
- **3. Deflection arbitration**: practical (fast) deflection arbiters deflect unnecessarily
 - → new priority scheme (silver flit)

- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions


- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions

Addressing Link Contention


- Problem 1: Any link contention causes a deflection
- Buffering a flit can avoid deflection on contention
- But, input buffers are expensive:
 - □ All flits are buffered on every hop → high dynamic energy
 - □ Large buffers necessary → high static energy and large area

Key Idea 1: add a small buffer to a bufferless deflection router to buffer only flits that would have been deflected

How to Buffer Deflected Flits



How to Buffer Deflected Flits





Why Could A Side Buffer Work Well?

- Buffer some flits and deflect other flits at per-flit level
 - Relative to **bufferless routers**, deflection rate reduces (need not deflect all contending flits)
 - → 4-flit buffer reduces deflection rate by 39%

- Relative to **buffered routers**, buffer is more efficiently used (need not buffer all flits)
 - → similar performance with 25% of buffer space


- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions

Addressing the Ejection Bottleneck


- Problem 2: Flits deflect unnecessarily because only one flit can eject per router per cycle
- In 20% of all ejections, ≥ 2 flits could have ejected
 - → all but one flit must **deflect** and try again
 - → these deflected flits cause additional contention
- Ejection width of 2 flits/cycle reduces deflection rate 21%

Key idea 2: Reduce deflections due to a single-flit ejection port by allowing two flits to eject per cycle

Addressing the Ejection Bottleneck



Addressing the Ejection Bottleneck




- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions

Improving Deflection Arbitration

- Problem 3: Deflections occur unnecessarily because fast arbiters must use simple priority schemes
- Age-based priorities (several past works): full priority order gives fewer deflections, but requires slow arbiters
- State-of-the-art deflection arbitration (Golden Packet & two-stage permutation network)
 - Prioritize one packet globally (ensure forward progress)
 - Arbitrate other flits randomly (fast critical path)
- Random common case leads to uncoordinated arbitration

Fast Deflection Routing Implementation


Let's route in a two-input router first:



- Step 1: pick a "winning" flit (Golden Packet, else random)
- Step 2: steer the winning flit to its desired output and deflect other flit
 - → Highest-priority flit always routes to destination


Fast Deflection Routing with Four Inputs

- Each block makes decisions independently
 - Deflection is a distributed decision



Unnecessary Deflections in Fast Arbiters

- How does lack of coordination cause unnecessary deflections?
 - 1. No flit is golden (pseudorandom arbitration)
 - 2. Red flit wins at first stage
 - 3. Green flit loses at first stage (must be deflected now)
 - 4. Red flit loses at second stage; Red and Green are deflected




Improving Deflection Arbitration

Key idea 3: Add a priority level and prioritize one flit to ensure at least one flit is not deflected in each cycle


- Highest priority: one Golden Packet in network
 - Chosen in static round-robin schedule
 - Ensures correctness
- Next-highest priority: one silver flit per router per cycle
 - Chosen pseudo-randomly & local to one router
 - Enhances performance

Adding A Silver Flit

- Randomly picking a silver flit ensures one flit is not deflected
 - 1. No flit is golden but Red flit is silver
 - 2. Red flit wins at first stage (silver)
 - 3. Green flit is deflected at first stage



Minimally-Buffered Deflection Router



- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration

- Motivation
- Background: Bufferless Deflection Routing
- MinBD: Reducing Deflections
 - Addressing Link Contention
 - Addressing the Ejection Bottleneck
 - Improving Deflection Arbitration
- Results
- Conclusions

Methodology: Simulated System

Chip Multiprocessor Simulation

- 64-core and 16-core models
- Closed-loop core/cache/NoC cycle-level model
- Directory cache coherence protocol (SGI Origin-based)
- 64KB L1, perfect L2 (stresses interconnect), XOR-mapping
- Performance metric: Weighted Speedup (similar conclusions from network-level latency)
- Workloads: multiprogrammed SPEC CPU2006
 - 75 randomly-chosen workloads
 - Binned into network-load categories by average injection rate

Methodology: Routers and Network

- Input-buffered virtual-channel router
 - □ 8 VCs, 8 flits/VC [Buffered(8,8)]: large buffered router
 - □ 4 VCs, 4 flits/VC [Buffered(4,4)]: typical buffered router
 - □ 4 VCs, 1 flit/VC [Buffered(4,1)]: smallest deadlock-free router
 - All power-of-2 buffer sizes up to (8, 8) for perf/power sweep
- Bufferless deflection router: CHIPPER¹
- Bufferless-buffered hybrid router: AFC²
 - Has input buffers and deflection routing logic
 - Performs coarse-grained (multi-cycle) mode switching

Common parameters

- 2-cycle router latency, 1-cycle link latency
- 2D-mesh topology (16-node: 4x4; 64-node: 8x8)
- Dual ejection assumed for baseline routers (for perf. only)

Methodology: Power, Die Area, Crit. Path


Hardware modeling

- Verilog models for CHIPPER, MinBD, buffered control logic
 - Synthesized with commercial 65nm library
- ORION 2.0 for datapath: crossbar, muxes, buffers and links

Power


- Static and dynamic power from hardware models
- Based on event counts in cycle-accurate simulations
- Broken down into buffer, link, other

Reduced Deflections & Improved Perf.






Overall Performance Results




- Similar perf. to Buffered (4,1) @ 25% of buffering space
- Within 2.7% of Buffered (4,4) (8.3% at high load)

Overall Power Results



Performance-Power Spectrum




 Most energy-efficient (perf/watt) of any evaluated network router design



 $\mathbf{0}$

Die Area and Critical Path



- Only 3% area increase over CHIPPER (4-flit buffer)
- Increases by 7% over CHIPPER, 8% over Buffered (4,4)

Conclusions

- Bufferless deflection routing offers reduced power & area
- But, high deflection rate hurts performance at high load
- MinBD (Minimally-Buffered Deflection Router) introduces:
 - Side buffer to hold only flits that would have been deflected
 - Dual-width ejection to address ejection bottleneck
 - Two-level prioritization to avoid unnecessary deflections
- MinBD yields reduced power (31%) & reduced area (36%) relative to buffered routers
- MinBD yields improved performance (8.1% at high load) relative to **bufferless** routers → closes half of perf. gap
- MinBD has the best energy efficiency of all evaluated designs with competitive performance

Minimally-Buffered Deflection Routing

 Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu,

"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect"

Proceedings of the 6th ACM/IEEE International Symposium on Networks on Chip (NOCS), Lyngby, Denmark, May 2012. Slides (pptx) (pdf)

MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect

Chris Fallin, Greg Nazario, Xiangyao Yu[†], Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu

Carnegie Mellon University {cfallin,gnazario,kevincha,rachata,onur}@cmu.edu

[†]Tsinghua University & Carnegie Mellon University yxythu@gmail.com


Packet Scheduling

Packet Scheduling


- Which packet to choose for a given output port?
 - Router needs to prioritize between competing flits
 - Which input port?
 - Which virtual channel?
 - Which application's packet?
- Common strategies
 - Round robin across virtual channels
 - Oldest packet first (or an approximation)
 - Prioritize some virtual channels over others
- Better policies in a multi-core environment
 - Use application characteristics


Application-Aware Packet Scheduling


Das et al., "Application-Aware Prioritization Mechanisms for On-Chip Networks," MICRO 2009.





Network-on-Chip is a critical resource shared by multiple applications















- Existing scheduling policies
 - Round Robin
 - Age
- Problem 1: Local to a router
 - Lead to contradictory decision making between routers: packets from one application may be prioritized at one router, to be delayed at next.
- Problem 2: Application oblivious
 - Treat all applications packets equally
 - But applications are heterogeneous
- Solution : Application-aware global scheduling policies.




Packet Injection Order at Processor












STALL CYCLES			Avg	
RR	8	6	11	8.3
Age				
STC				






STALL CYCLES			Avg	
RR	8	6	11	8.3
Age	4	6	11	7.0
STC				







STALL CYCLES			Avg		
RR	8	6	11	8.3	
Age	4	6	11	7.0	
STC	1	3	11	5.0	

Application-Aware Prioritization in NoCs

- Das et al., "Application-Aware Prioritization Mechanisms for On-Chip Networks," MICRO 2009.
 - https://users.ece.cmu.edu/~omutlu/pub/app-awarenoc_micro09.pdf

Application-Aware Prioritization Mechanisms for On-Chip Networks

Reetuparna Das[§] Onur Mutlu[†] Thomas Moscibroda[‡] Chita R. Das[§] §Pennsylvania State University †Carnegie Mellon University ‡Microsoft Research {rdas,das}@cse.psu.edu onur@cmu.edu moscitho@microsoft.com

Slack-Based Packet Scheduling

Reetuparna Das, Onur Mutlu, Thomas Moscibroda, and Chita R. Das, "Aergia: Exploiting Packet Latency Slack in On-Chip Networks" Proceedings of the <u>37th International Symposium on Computer</u> Architecture (ISCA), pages 106-116, Saint-Malo, France, June 2010. <u>Slides (pptx)</u>

Aérgia: Exploiting Packet Latency Slack in On-Chip Networks

Reetuparna Das[§] Onur Mutlu[†] Thomas Moscibroda[‡] Chita R. Das[§] §Pennsylvania State University †Carnegie Mellon University ‡Microsoft Research {rdas,das}@cse.psu.edu onur@cmu.edu moscitho@microsoft.com

Low-Cost QoS in On-Chip Networks (I)

Boris Grot, Stephen W. Keckler, and Onur Mutlu, "Preemptive Virtual Clock: A Flexible, Efficient, and Costeffective QOS Scheme for Networks-on-Chip" Proceedings of the <u>42nd International Symposium on</u> <u>Microarchitecture</u> (MICRO), pages 268-279, New York, NY, December 2009. Slides (pdf)

Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-Chip

Boris Grot

Stephen W. Keckler

Onur Mutlu[†]

Department of Computer Sciences
The University of Texas at Austin
{bgrot, skeckler@cs.utexas.edu}

[†]Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

Low-Cost QoS in On-Chip Networks (II)

Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu,
 "Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees"

Proceedings of the <u>38th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), San Jose, CA, June 2011. <u>Slides (pptx)</u>

Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees

Boris Grot¹ bgrot@cs.utexas.edu Joel Hestness¹ hestness@cs.utexas.edu

Stephen W. Keckler^{1,2} skeckler@nvidia.com

Onur Mutlu³ onur@cmu.edu

¹The University of Texas at Austin Austin, TX ²NVIDIA Santa Clara, CA ³Carnegie Mellon University Pittsburgh, PA

Kilo-NoC: Topology-Aware QoS


Boris Grot, Joel Hestness, Stephen W. Keckler, and <u>Onur Mutlu</u>,

"Kilo-NOC: A <u>Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees"</u>

Proceedings of the <u>38th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), San Jose, CA, June 2011. <u>Slides (pptx)</u>

Motivation

- Extreme-scale chip-level integration
 - Cores
 - Cache banks
 - Accelerators
 - □ I/O logic
 - Network-on-chip (NOC)
- 10-100 cores today
- 1000+ assets in the near future



Kilo-NOC requirements


- High efficiency
 - Area
 - Energy
- Good performance
- Strong service guarantees (QoS)

- Problem: QoS support in each router is expensive (in terms of buffering, arbitration, bookkeeping)
 - E.g., Grot et al., "Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-Chip," MICRO 2009.
- Goal: Provide QoS guarantees at low area and power cost

Idea:

- Isolate shared resources in a region of the network, support
 QoS within that area
- Design the topology so that applications can access the region without interference


Baseline QOS-enabled CMP



Multiple VMs sharing a die

- Shared resources (e.g., memory controllers)
- VM-private resources (cores, caches)
 - **Q** QOS-enabled router


Conventional NOC QOS



Contention scenarios:

- Shared resources
 - memory access
- Intra-VM traffic
 - shared cache access
- Inter-VM traffic
 - VM page sharing

Conventional NOC QOS



Contention scenarios:

- Shared resources
 - memory access
- Intra-VM traffic
 - shared cache access
- Inter-VM traffic
 - VM page sharing





Network-wide guarantees without network-wide QOS support

Kilo-NOC QOS


- Insight: leverage rich network connectivity
 - Naturally reduce interference among flows
 - > Limit the extent of hardware QOS support
- Requires a low-diameter topology
 - This work: Multidrop Express Channels (MECS)

Grot et al., HPCA 2009







- Dedicated, QOS-enabled regions
 - Rest of die: QOS-free
- Richly-connected topology
 - Traffic isolation
- Special routing rules
 - Manage interference



- Dedicated, QOS-enabled regions
 - Rest of die: QOS-free
- Richly-connected topology
 - Traffic isolation
- Special routing rules
 - Manage interference




- Dedicated, QOS-enabled regions
 - Rest of die: QOS-free
- Richly-connected topology
 - Traffic isolation
- Special routing rules
 - Manage interference



- Dedicated, QOS-enabled regions
 - Rest of die: QOS-free
- Richly-connected topology
 - Traffic isolation
- Special routing rules
 - Manage interference

Kilo-NOC view




- Topology-aware QOS support
 - Limit QOS complexity to a fraction of the die
- Optimized flow control
 - Reduce buffer requirements in QOSfree regions


Evaluation Methodology

Parameter	Value
Technology	15 nm
Vdd	0.7 V
System	1024 tiles: 256 concentrated nodes (64 shared resources)
Networks:	
MECS+PVC	VC flow control, QOS support (PVC) at each node
MECS+TAQ	VC flow control, QOS support only in shared regions
MECS+TAQ+EB	EB flow control outside of SRs, Separate <i>Request</i> and <i>Reply</i> networks
K-MECS	Proposed organization: TAQ + hybrid flow control

Area comparison



Energy comparison



Summary

Kilo-NOC: a heterogeneous NOC architecture for kilo-node substrates

- Topology-aware QOS
 - Limits QOS support to a fraction of the die
 - Leverages low-diameter topologies
 - Improves NOC area- and energy-efficiency
 - Provides strong guarantees

Low-Cost QoS in On-Chip Networks (II)

Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu,
 "Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees"

Proceedings of the <u>38th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), San Jose, CA, June 2011. <u>Slides (pptx)</u>

Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees

Boris Grot¹ bgrot@cs.utexas.edu Joel Hestness¹ hestness@cs.utexas.edu

Stephen W. Keckler^{1,2} skeckler@nvidia.com

Onur Mutlu³ onur@cmu.edu

¹The University of Texas at Austin Austin, TX ²NVIDIA Santa Clara, CA ³Carnegie Mellon University Pittsburgh, PA

Express-Cube Topologies

Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu,


"Express Cube Topologies for On-Chip Interconnects"

Proceedings of the 15th International Symposium on High-Performance


Computer Architecture (HPCA), pages 163-174, Raleigh, NC, February 2009.

Slides (ppt)

2-D Mesh



2-D Mesh




Pros

- Low design & layout complexity
- Simple, fast routers

Cons

- Large diameter
- Energy & latency impact

Concentration (Balfour & Dally, ICS '06)




Pros

- Multiple terminals
 attached to a router node
- Fast nearest-neighbor communication via the crossbar
- Hop count reduction proportional to concentration degree

Cons


Benefits limited by crossbar complexity

Concentration



- Side-effects
 - Fewer channels
 - Greater channel width

Replication




CMesh-X2

Benefits

- Restores bisection channel count
- Restores channel width
- Reduced crossbar complexity


Flattened Butterfly (Kim et al., Micro 67)




Objectives:

- Improve connectivity
- Exploit the wire budget


Flattened Butterfly (Kim et al., Micro '07)




Flattened Butterfly (Kim et al., Micro '07)



Flattened Butterfly (Kim et al., Micro '07)




Flattened Butterfly (Kim et al., Micro 67)



231

Flattened Butterfly (Kim et al., Micro 67)




Pros

- Excellent connectivity
- Low diameter: 2 hops


Cons


- High channel count: k²/2 per row/column
- Low channel utilization
- Increased control (arbitration) complexity





Objectives:


- Connectivity
- More scalable channel count
- Better channel utilization


















Pros

- One-to-many topology
- Low diameter: 2 hops
- k channels row/column
- Asymmetric

Cons

- Asymmetric
- Increased control (arbitration) complexity

Partitioning: a GEC Example




Analytical Comparison

	CMesh		FBfly		MECS	
Network Size	64	256	64	256	64	256
Radix (conctr' d)	4	8	4	8	4	8
Diameter	6	14	2	2	2	2
Channel count	2	2	8	32	4	8
Channel width	576	1152	144	72	288	288
Router inputs	4	4	6	14	6	14
Router outputs	4	4	6	14	4	4


Experimental Methodology

Topologies	Mesh, CMesh, CMesh-X2, FBFly, MECS, MECS-X2		
Network sizes	64 & 256 terminals		
Routing	DOR, adaptive		
Messages	64 & 576 bits		
Synthetic traffic	Uniform random, bit complement, transpose, self-similar		
PARSEC benchmarks	Blackscholes, Bodytrack, Canneal, Ferret, Fluidanimate, Freqmine, Vip, x264		
Full-system config	M5 simulator, Alpha ISA, 64 OOO cores		
Energy evaluation	Orion + CACTI 6		


64 nodes: Uniform Random




256 nodes: Uniform Random



Energy (100K pkts, Uniform Random)



64 Nodes: PARSEC



Summary

MECS

- A new one-to-many topology
- Good fit for planar substrates
- Excellent connectivity
- Effective wire utilization
- Generalized Express Cubes
 - Framework & taxonomy for NOC topologies
 - Extension of the k-ary n-cube model
 - Useful for understanding and exploring on-chip interconnect options
 - Future: expand & formalize

Scalability: Express Cube Topologies

Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu, "Express Cube Topologies for On-Chip Interconnects" Proceedings of the <u>15th International Symposium on High-</u> <u>Performance Computer Architecture</u> (HPCA), pages 163-174, Raleigh, NC, February 2009. <u>Slides (ppt)</u>

Express Cube Topologies for On-Chip Interconnects

Boris Grot

Joel Hestness

Stephen W. Keckler

Onur Mutlu[†]

Department of Computer Sciences The University of Texas at Austin {bgrot, hestness, skeckler}@cs.utexas.edu [†]Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

Interconnect Readings

Application-Aware Prioritization in NoCs

- Das et al., "Application-Aware Prioritization Mechanisms for On-Chip Networks," MICRO 2009.
 - https://users.ece.cmu.edu/~omutlu/pub/app-awarenoc_micro09.pdf

Application-Aware Prioritization Mechanisms for On-Chip Networks

Reetuparna Das[§] Onur Mutlu[†] Thomas Moscibroda[‡] Chita R. Das[§] §Pennsylvania State University †Carnegie Mellon University ‡Microsoft Research {rdas,das}@cse.psu.edu onur@cmu.edu moscitho@microsoft.com

Slack-Based Packet Scheduling

Reetuparna Das, Onur Mutlu, Thomas Moscibroda, and Chita R. Das, "Aergia: Exploiting Packet Latency Slack in On-Chip Networks" Proceedings of the <u>37th International Symposium on Computer</u> Architecture (ISCA), pages 106-116, Saint-Malo, France, June 2010. <u>Slides (pptx)</u>

Aérgia: Exploiting Packet Latency Slack in On-Chip Networks

Reetuparna Das[§] Onur Mutlu[†] Thomas Moscibroda[‡] Chita R. Das[§] §Pennsylvania State University †Carnegie Mellon University ‡Microsoft Research {rdas,das}@cse.psu.edu onur@cmu.edu moscitho@microsoft.com

Low-Cost QoS in On-Chip Networks (I)

Boris Grot, Stephen W. Keckler, and Onur Mutlu, "Preemptive Virtual Clock: A Flexible, Efficient, and Costeffective QOS Scheme for Networks-on-Chip" Proceedings of the <u>42nd International Symposium on</u> <u>Microarchitecture</u> (MICRO), pages 268-279, New York, NY, December 2009. Slides (pdf)

Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-Chip

Boris Grot

Stephen W. Keckler

Onur Mutlu[†]

Department of Computer Sciences
The University of Texas at Austin
{bgrot, skeckler@cs.utexas.edu}

[†]Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

Low-Cost QoS in On-Chip Networks (II)

Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu,
 "Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees"

Proceedings of the <u>38th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), San Jose, CA, June 2011. <u>Slides (pptx)</u>

Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees

Boris Grot¹ bgrot@cs.utexas.edu Joel Hestness¹ hestness@cs.utexas.edu

Stephen W. Keckler^{1,2} skeckler@nvidia.com

Onur Mutlu³ onur@cmu.edu

¹The University of Texas at Austin Austin, TX ²NVIDIA Santa Clara, CA ³Carnegie Mellon University Pittsburgh, PA

Throttling Based Fairness in NoCs

 Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, and Onur Mutlu, "HAT: Heterogeneous Adaptive Throttling for On-Chip Networks"

Proceedings of the <u>24th International Symposium on Computer</u>
<u>Architecture and High Performance Computing</u> (**SBAC-PAD**), New York, NY, October 2012. <u>Slides (pptx) (pdf)</u>

HAT: Heterogeneous Adaptive Throttling for On-Chip Networks

Kevin Kai-Wei Chang, Rachata Ausavarungnirun, Chris Fallin, Onur Mutlu Carnegie Mellon University {kevincha, rachata, cfallin, onur}@cmu.edu

Scalability: Express Cube Topologies

Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu, "Express Cube Topologies for On-Chip Interconnects" Proceedings of the <u>15th International Symposium on High-</u> <u>Performance Computer Architecture</u> (HPCA), pages 163-174, Raleigh, NC, February 2009. <u>Slides (ppt)</u>

Express Cube Topologies for On-Chip Interconnects

Boris Grot

Joel Hestness

Stephen W. Keckler

Onur Mutlu†

Department of Computer Sciences The University of Texas at Austin {bgrot, hestness, skeckler}@cs.utexas.edu [†]Computer Architecture Laboratory (CALCM) Carnegie Mellon University onur@cmu.edu

Scalability: Slim NoC

Maciej Besta, Syed Minhaj Hassan, Sudhakar Yalamanchili, Rachata Ausavarungnirun, Onur Mutlu, Torsten Hoefler,
 "Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability"
 Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Williamsburg, VA, USA, March 2018.
 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]
 [Poster (pdf)]

Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability

Maciej Besta¹ Syed Minhaj Hassan² Sudhakar Yalamanchili² Rachata Ausavarungnirun³ Onur Mutlu^{1,3} Torsten Hoefler¹

¹ETH Zürich

²Georgia Institute of Technology

³Carnegie Mellon University

Bufferless Routing in NoCs

- Moscibroda and Mutlu, "A Case for Bufferless Routing in On-Chip Networks," ISCA 2009.
 - https://users.ece.cmu.edu/~omutlu/pub/bless_isca09.pdf

A Case for Bufferless Routing in On-Chip Networks

Thomas Moscibroda

Microsoft Research
moscitho@microsoft.com

Onur Mutlu
Carnegie Mellon University
onur@cmu.edu

CHIPPER: Low-Complexity Bufferless

Chris Fallin, Chris Craik, and Onur Mutlu,
 "CHIPPER: A Low-Complexity Bufferless Deflection Router"

Proceedings of the <u>17th International Symposium on High-Performance Computer Architecture</u> (**HPCA**), pages 144-155, San Antonio, TX, February 2011. <u>Slides (pptx)</u>
<u>An extended version</u> as <u>SAFARI Technical Report</u>, TR-SAFARI-2010-001, Carnegie Mellon University, December 2010.

CHIPPER: A Low-complexity Bufferless Deflection Router

Chris Fallin Chris Craik Onur Mutlu cfallin@cmu.edu craik@cmu.edu onur@cmu.edu

Computer Architecture Lab (CALCM)
Carnegie Mellon University

Minimally-Buffered Deflection Routing

 Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu,

"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect"

Proceedings of the 6th ACM/IEEE International Symposium on Networks on Chip (NOCS), Lyngby, Denmark, May 2012. Slides (pptx) (pdf)

MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect

Chris Fallin, Greg Nazario, Xiangyao Yu[†], Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu

Carnegie Mellon University {cfallin,gnazario,kevincha,rachata,onur}@cmu.edu

[†]Tsinghua University & Carnegie Mellon University yxythu@gmail.com

"Bufferless" Hierarchical Rings

- Ausavarungnirun et al., "Design and Evaluation of Hierarchical Rings with Deflection Routing," SBAC-PAD 2014.
 - http://users.ece.cmu.edu/~omutlu/pub/hierarchical-rings-withdeflection_sbacpad14.pdf
- Discusses the design and implementation of a mostlybufferless hierarchical ring

Design and Evaluation of Hierarchical Rings with Deflection Routing

Rachata Ausavarungnirun Chris Fallin Xiangyao Yu† Kevin Kai-Wei Chang Greg Nazario Reetuparna Das§ Gabriel H. Loh‡ Onur Mutlu

Carnegie Mellon University §University of Michigan †MIT ‡Advanced Micro Devices, Inc.

"Bufferless" Hierarchical Rings (II)

- Rachata Ausavarungnirun, Chris Fallin, Xiangyao Yu, Kevin Chang, Greg Nazario, Reetuparna Das, Gabriel Loh, and Onur Mutlu,
 "A Case for Hierarchical Rings with Deflection Routing: An Energy-Efficient On-Chip Communication Substrate"
 Parallel Computing (PARCO), to appear in 2016.
 - <u>arXiv.org version</u>, February 2016.

Achieving both High Energy Efficiency and High Performance in On-Chip Communication using Hierarchical Rings with Deflection Routing

Rachata Ausavarungnirun Chris Fallin Xiangyao Yu† Kevin Kai-Wei Chang Greg Nazario Reetuparna Das§ Gabriel H. Loh‡ Onur Mutlu Carnegie Mellon University §University of Michigan †MIT ‡AMD

Summary of Six Years of Research

Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, and Onur Mutlu,
 "Bufferless and Minimally-Buffered Deflection Routing"
 Invited Book Chapter in Routing Algorithms in Networks-on-Chip, pp. 241-275, Springer, 2014.

Chapter 1 Bufferless and Minimally-Buffered Deflection Routing

Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu

On-Chip vs. Off-Chip Tradeoffs

George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu, and Srinivasan Seshan,
 "On-Chip Networks from a Networking Perspective:

 Congestion and Scalability in Many-core Interconnects"
 Proceedings of the 2012 ACM SIGCOMM
 Conference (SIGCOMM), Helsinki, Finland, August 2012. Slides (pptx)

On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects

George Nychis†, Chris Fallin†, Thomas Moscibroda§, Onur Mutlu†, Srinivasan Seshan†

† Carnegie Mellon University § Microsoft Research Asia
{gnychis,cfallin,onur,srini}@cmu.edu moscitho@microsoft.com

Slowdown Estimation in NoCs

Xiyue Xiang, Saugata Ghose, Onur Mutlu, and Nian-Feng Tzeng,
 "A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System
 Fairness and Performance"
 Proceedings of the 34th IEEE International Conference on Computer Design (ICCD), Phoenix, AZ, USA, October 2016.
 [Slides (pptx) (pdf)]

A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System Fairness and Performance

Xiyue Xiang[†] Saugata Ghose[‡] Onur Mutlu^{§‡} Nian-Feng Tzeng[†]

[†]University of Louisiana at Lafayette [‡]Carnegie Mellon University [§]ETH Zürich

Handling Multicast and Hotspot Issues

 Xiyue Xiang, Wentao Shi, Saugata Ghose, Lu Peng, Onur Mutlu, and Nian-Feng Tzeng,

"Carpool: A Bufferless On-Chip Network Supporting Adaptive Multicast and Hotspot Alleviation"

Proceedings of the International Conference on Supercomputing (ICS), Chicago, IL, USA, June 2017.

[Slides (pptx) (pdf)]

Carpool: A Bufferless On-Chip Network Supporting Adaptive Multicast and Hotspot Alleviation

Xiyue Xiang[†] Wentao Shi^{*} Saugata Ghose[‡] Lu Peng^{*} Onur Mutlu^{§‡} Nian-Feng Tzeng[†] [†]University of Louisiana at Lafayette *Louisiana State University [‡]Carnegie Mellon University [§]ETH Zürich

Memory Systems

Fundamentals, Recent Research, Challenges, Opportunities

Lecture 7: Interconnects

Prof. Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

12 October 2018

Technion Fast Course 2018





Carnegie Mellon

More Readings

- Studies of congestion and congestion control in on-chip vs. internet-like networks
- George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu, and Srinivasan Seshan,
 "On-Chip Networks from a Networking Perspective:
 Congestion and Scalability in Many-core Interconnects"
 Proceedings of the 2012 ACM SIGCOMM Conference (SIGCOMM),
 Helsinki, Finland, August 2012. Slides (pptx)
- George Nychis, Chris Fallin, Thomas Moscibroda, and Onur Mutlu,
 "Next Generation On-Chip Networks: What Kind of Congestion Control Do We Need?"

Proceedings of the <u>9th ACM Workshop on Hot Topics in Networks</u> (HOTNETS), Monterey, CA, October 2010. <u>Slides (ppt)</u> (key)

HAT: Heterogeneous Adaptive Throttling for On-Chip Networks

Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, and Onur Mutlu,

"HAT: Heterogeneous Adaptive Throttling for On-Chip Networks"

Proceedings of the <u>24th International Symposium on Computer Architecture and</u> High Performance Computing (SBAC-PAD), New York, NY, October 2012. Slides (pptx) (pdf)





Executive Summary

 <u>Problem</u>: Packets contend in on-chip networks (NoCs), causing congestion, thus reducing performance


Observations:

- 1) Some applications are more sensitive to network latency than others
- 2) Applications must be throttled differently to achieve peak performance
- Key Idea: Heterogeneous Adaptive Throttling (HAT)
 - 1) Application-aware source throttling
 - 2) Network-load-aware throttling rate adjustment
- <u>Result</u>: Improves performance and energy efficiency over state-of-the-art source throttling policies

Outline

- Background and Motivation
- Mechanism
- Prior Works
- Results


On-Chip Networks



- Connect cores, caches, memory controllers, etc
- Packet switched
- 2D mesh: Most commonly used topology
- Primarily serve cache misses and memory requests
- Router designs
 - Buffered: Input buffers to hold contending packets
 - Bufferless: Misroute (deflect)
 contending packets

- Router
- PE Processing Element (Cores, L2 Banks, Memory Controllers, etc)

Network Congestion Reduces Performance



Limited shared resources (buffers and links)

Design constraints: power,
 chip area, and timing

Network congestion:

- **V**Network throughput
- **↓**Application performance



Goal

Improve performance in a highly congested NoC

 Reducing network load decreases network congestion, hence improves performance


- Approach: source throttling to reduce network load
 - Temporarily delay new traffic injection
- Naïve mechanism: throttle every single node

Key Observation #1

Different applications respond differently to changes in **network latency**

gromacs: network-non-intensive


mcf: network-intensive



Throttling **network-intensive** applications benefits system performance more

Key Observation #2

Different workloads achieve peak performance at different throttling rates



Dynamically adjusting throttling rate yields better performance than a single static rate

Outline

- Background and Motivation
- Mechanism
- Prior Works
- Results

Heterogeneous Adaptive Throttling (HAT)

1. Application-aware throttling:

Throttle **network-intensive** applications that interfere with **network-non-intensive** applications

2. <u>Network-load-aware throttling rate</u> adjustment:

Dynamically adjusts throttling rate to adapt to different workloads

Heterogeneous Adaptive Throttling (HAT)

1. Application-aware throttling:

Throttle **network-intensive** applications that interfere with **network-non-intensive** applications

2. <u>Network-load-aware throttling rate</u> <u>adjustment</u>:

Dynamically adjusts throttling rate to adapt to different workloads


Application-Aware Throttling

1. Measure Network Intensity

Use L1 MPKI (misses per thousand instructions) to estimate network intensity

2. Classify Application

Sort applications by L1 MPKI



3. Throttle network-intensive applications

Heterogeneous Adaptive Throttling (HAT)

1. Application-aware throttling:

Throttle **network-intensive** applications that interfere with **network-non-intensive** applications

2. <u>Network-load-aware throttling rate</u>

<u>adjustment</u>:

Dynamically adjusts throttling rate to adapt to different workloads

Dynamic Throttling Rate Adjustment

 For a given network design, peak performance tends to occur at a fixed network load point

 Dynamically adjust throttling rate to achieve that network load point

Dynamic Throttling Rate Adjustment

 Goal: maintain network load at a peak performance point

- 1. Measure network load
- 2. Compare and adjust throttling rate

If network load > peak point:

Increase throttling rate

elif network load ≤ peak point:

Decrease throttling rate

Epoch-Based Operation

- Continuous HAT operation is expensive
- Solution: performs HAT at epoch granularity

During epoch:

- Measure L1 MPKI of each application
- 2) Measure network load

Beginning of epoch:

- 1) Classify applications
- 2) Adjust throttling rate
- 3) Reset measurements

Current Epoch (100K cycles)

Next Epoch (100K cycles)

Outline

- Background and Motivation
- Mechanism
- Prior Works
- Results

Prior Source Throttling Works

Source throttling for bufferless NoCs

[Nychis+ Hotnets'10, SIGCOMM'12]

- Application-aware throttling based on starvation rate
- Does not adaptively adjust throttling rate
- "Heterogeneous Throttling"
- Source throttling off-chip buffered networks
 [Thottethodi+ HPCA'01]
 - Dynamically trigger throttling based on fraction of buffer occupancy
 - Not application-aware: fully block packet injections of every node
 - "Self-tuned Throttling"

Outline

- Background and Motivation
- Mechanism
- Prior Works
- Results

Methodology

Chip Multiprocessor Simulator

- 64-node multi-core systems with a 2D-mesh topology
- Closed-loop core/cache/NoC cycle-level model
- 64KB L1, perfect L2 (always hits to stress NoC)


Router Designs

- Virtual-channel buffered router: 4 VCs, 4 flits/VC [Dally+ IEEE TPDS'92]
- Bufferless deflection routers: BLESS [Moscibroda+ ISCA'09]

Workloads

- 60 multi-core workloads: SPEC CPU2006 benchmarks
- Categorized based on their network intensity
 - Low/Medium/High intensity categories
- Metrics: Weighted Speedup (perf.), perf./Watt (energy eff.), and maximum slowdown (fairness)

Performance: Bufferless NoC (BLESS)




HAT provides better performance improvement than past work

Highest improvement on heterogeneous workload mixes


- L and M are more sensitive to network latency

Performance: Buffered NoC




Congestion is much lower in Buffered NoC, but **HAT** still provides performance benefit

Application Fairness



HAT provides better fairness than prior works

Network Energy Efficiency



HAT increases energy efficiency by reducing congestion

Other Results in Paper

Performance on CHIPPER

Performance on multithreaded workloads

Parameters sensitivity sweep of HAT

Conclusion

 <u>Problem</u>: Packets contend in on-chip networks (NoCs), causing congestion, thus reducing performance

Observations:

- 1) Some applications are more sensitive to network latency than others
- 2) Applications must be throttled differently to achieve peak performance
- Key Idea: Heterogeneous Adaptive Throttling (HAT)
 - 1) Application-aware source throttling
 - 2) Network-load-aware throttling rate adjustment
- <u>Result</u>: Improves performance and energy efficiency over state-of-the-art source throttling policies

Throttling Based Fairness in NoCs

 Kevin Chang, Rachata Ausavarungnirun, Chris Fallin, and Onur Mutlu, "HAT: Heterogeneous Adaptive Throttling for On-Chip Networks"

Proceedings of the <u>24th International Symposium on Computer</u>
<u>Architecture and High Performance Computing</u> (**SBAC-PAD**), New York, NY, October 2012. <u>Slides (pptx) (pdf)</u>

HAT: Heterogeneous Adaptive Throttling for On-Chip Networks

Kevin Kai-Wei Chang, Rachata Ausavarungnirun, Chris Fallin, Onur Mutlu Carnegie Mellon University {kevincha, rachata, cfallin, onur}@cmu.edu

Slack-Driven Packet Scheduling

Reetuparna Das, <u>Onur Mutlu</u>, Thomas Moscibroda, and Chita R. Das, <u>"Aergia: Exploiting Packet Latency Slack in On-Chip Networks"</u> Proceedings of the <u>37th International Symposium on Computer Architecture</u> (ISCA), pages 106-116, Saint-Malo, France, June 2010. <u>Slides (pptx)</u>

Packet Scheduling in NoC


- Existing scheduling policies
 - Round robin
 - Age
- Problem
 - Treat all packets equally
 - Application-oblivious

All packets are not the same...!!!



- Packets have different criticality
 - Packet is critical if latency of a packet affects application's performance
 - Different criticality due to memory level parallelism (MLP)

MLP Principle



Packet Latency != Network Stall Time

Different Packets have different criticality due to MLP

Criticality() > Criticality() > Criticality()

Outline

- Introduction
 - Packet Scheduling
 - Memory Level Parallelism
- Aérgia
 - Concept of Slack
 - Estimating Slack
- Evaluation
- Conclusion

What is Aergia?



- Aergia is the spirit of laziness in Greek mythology
- Some packets can afford to slack!


Outline

- Introduction
 - Packet Scheduling
 - Memory Level Parallelism
- Aérgia
 - Concept of Slack
 - Estimating Slack
- Evaluation
- Conclusion

Slack of Packets

- What is slack of a packet?
 - Slack of a packet is number of cycles it can be delayed in a router without (significantly) reducing application's performance
 - Local network slack
- Source of slack: Memory-Level Parallelism (MLP)
 - Latency of an application's packet hidden from application due to overlap with latency of pending cache miss requests
- Prioritize packets with lower slack


Concept of Slack




Slack (
$$\blacksquare$$
) = Latency (\blacksquare) - Latency (\blacksquare) = 26 - 6 = 20 hops

Packet() can be delayed for available slack cycles without reducing performance!


Prioritizing using Slack




Slack in Applications




Slack in Applications



Diversity in Slack



Diversity in Slack



Outline

- Introduction
 - Packet Scheduling
 - Memory Level Parallelism
- Aergia
 - Concept of Slack
 - Estimating Slack
- Evaluation
- Conclusion

Estimating Slack Priority

Slack (P) = Max (Latencies of P's Predecessors) – Latency of P

Predecessors(P) are the packets of outstanding cache miss requests when P is issued

- Packet latencies not known when issued
- Predicting latency of any packet Q
 - Higher latency if Q corresponds to an L2 miss
 - Higher latency if Q has to travel farther number of hops

Estimating Slack Priority

Slack of P = Maximum Predecessor Latency – Latency of P

 $\blacksquare Slack(P) = \begin{array}{c|cccc} PredL2 & MyL2 & HopEstimate \\ \hline (2 bits) & (1 bit) & (2 bits) \\ \end{array}$

PredL2: Set if any predecessor packet is servicing L2 miss

MyL2: Set if P is NOT servicing an L2 miss

HopEstimate: Max (# of hops of Predecessors) – hops of P

Estimating Slack Priority

- How to predict L2 hit or miss at core?
 - Global Branch Predictor based L2 Miss Predictor
 - Use Pattern History Table and 2-bit saturating counters
 - Threshold based L2 Miss Predictor
 - If #L2 misses in "M" misses \geq = "T" threshold then next load is a L2 miss.
- Number of miss predecessors?
 - List of outstanding L2 Misses
- Hops estimate?
 - Hops $=> \Delta X + \Delta Y$ distance
 - Use predecessor list to calculate slack hop estimate

Starvation Avoidance

- Problem: Starvation
 - Prioritizing packets can lead to starvation of lower priority packets
- Solution: Time-Based Packet Batching
 - New batches are formed at every T cycles
 - Packets of older batches are prioritized over younger batches

Putting it all together

Tag header of the packet with priority bits before injection

Priority
$$(P) =$$



HopEstimate (2 bits)

- Priority(P)?
 - P's batch

(highest priority)

- P's Slack
- Local Round-Robin

(final tie breaker)

Outline

- Introduction
 - Packet Scheduling
 - Memory Level Parallelism
- Aergia
 - Concept of Slack
 - Estimating Slack
- Evaluation
- Conclusion

Evaluation Methodology

- 64-core system
 - x86 processor model based on Intel Pentium M
 - 2 GHz processor, 128-entry instruction window
 - 32KB private L1 and 1MB per core shared L2 caches, 32 miss buffers
 - 4GB DRAM, 320 cycle access latency, 4 on-chip DRAM controllers
- Detailed Network-on-Chip model
 - 2-stage routers (with speculation and look ahead routing)
 - Wormhole switching (8 flit data packets)
 - Virtual channel flow control (6 VCs, 5 flit buffer depth)
 - 8x8 Mesh (128 bit bi-directional channels)
- Benchmarks
 - Multiprogrammed scientific, server, desktop workloads (35 applications)
 - 96 workload combinations

Qualitative Comparison

Round Robin & Age

- Local and application oblivious
- Age is biased towards heavy applications

Globally Synchronized Frames (GSF)

[Lee et al., ISCA 2008]

- Provides bandwidth fairness at the expense of system performance
- Penalizes heavy and bursty applications


Application-Aware Prioritization Policies (SJF)

[Das et al., MICRO 2009]

- Shortest-Job-First Principle
- Packet scheduling policies which prioritize network sensitive applications which inject lower load

System Performance


- SJF provides 8.9% improvement in weighted speedup
- Aergia improves system throughput by 10.3%
- Aergia+SJF improves system throughput by 16.1%



Network Unfairness

- SJF does not imbalance network fairness
- Aergia improves network unfairness by 1.5X
- SJF+Aergia improves network unfairness by 1.3X





Conclusions & Future Directions

- Packets have different criticality, yet existing packet scheduling policies treat all packets equally
- We propose a new approach to packet scheduling in NoCs
 - We define **Slack** as a key measure that characterizes the relative importance of a packet.
 - We propose Aergia a novel architecture to accelerate low slack critical packets
- Result
 - Improves system performance: 16.1%
 - Improves network fairness: 30.8%

Slack-Based Packet Scheduling

Reetuparna Das, Onur Mutlu, Thomas Moscibroda, and Chita R. Das, "Aergia: Exploiting Packet Latency Slack in On-Chip Networks" Proceedings of the <u>37th International Symposium on Computer</u> Architecture (ISCA), pages 106-116, Saint-Malo, France, June 2010. <u>Slides (pptx)</u>

Aérgia: Exploiting Packet Latency Slack in On-Chip Networks

Reetuparna Das[§] Onur Mutlu[†] Thomas Moscibroda[‡] Chita R. Das[§] §Pennsylvania State University †Carnegie Mellon University ‡Microsoft Research {rdas,das}@cse.psu.edu onur@cmu.edu moscitho@microsoft.com